A fault-tolerant multiprocessor architecture for digital signal processing applications
Thesis (Ph. D.)--Massachusetts Institute of Technology, Dept. of Electrical Engineering and Computer Science, 1989. === Includes bibliographical references. === Partly funded by US Air Force Office of Scientific Research. AFOSR-86-0164 Partly funded by Draper Laboratories. === by William S. Song. ==...
Main Author: | Song, William S |
---|---|
Other Authors: | Bruce R. Musicus. |
Format: | Others |
Language: | English |
Published: |
Massachusetts Institute of Technology
2005
|
Subjects: | |
Online Access: | http://hdl.handle.net/1721.1/14427 |
Similar Items
-
Dependability analysis of fault-tolerant multiprocessor architectures through simulated fault injection
by: Clark, Jeffrey Alan
Published: (1993) -
A high-speed fault-tolerant interconnect fabric for large-scale multiprocessors
by: Woods-Corwin, Robert, 1978-
Published: (2005) -
A lisp-oriented multiprocessor architecture for digital parity simulation
by: Courtemanche, Anthony James
Published: (2005) -
Synthesis and evaluation of fault-tolerant quantum computer architectures
by: Cross, Andrew W. (Andrew William), 1979-
Published: (2006) -
The reliable router : an architecture for fault tolerant interconnect
by: Dennison, Larry R. (Larry Robert)
Published: (2005)