A sampling jitter tolerant continuous-time pipeline ADC
Thesis: S.M., Massachusetts Institute of Technology, Department of Electrical Engineering and Computer Science, February, 2020 === Cataloged from PDF version of thesis. === Includes bibliographical references (pages 43-45). === A sampling jitter tolerant continuous-time (CT) pipeline ADC has been pr...
Main Author: | Mittal, Rishabh. |
---|---|
Other Authors: | Anantha P. Chandrakasan and Hae-Seung Lee. |
Format: | Others |
Language: | English |
Published: |
Massachusetts Institute of Technology
2020
|
Subjects: | |
Online Access: | https://hdl.handle.net/1721.1/128343 |
Similar Items
-
Sampling Time Jitter
by: Seifi, Seyed Mohammad Ehsan
Published: (2013) -
Sampling Time Jitter
by: Seifi, Seyed Mohammad Ehsan
Published: (2013) -
Precision hybrid pipelined ADC
by: Markova, Mariana (Mariana T.)
Published: (2014) -
Equation-based hierarchical optimization of a pipeline ADC
by: Khanna, Tania
Published: (2008) -
Circuits and algorithms for pipelined ADCs in scaled CMOS technologies
by: Brooks, Lane Gearle, 1975-
Published: (2009)