Zero-error communication over adder MAC
Thesis: M. Eng., Massachusetts Institute of Technology, Department of Electrical Engineering and Computer Science, 2018. === This electronic version was submitted by the student author. The certified thesis is available in the Institute Archives and Special Collections. === Cataloged from student-s...
Main Author: | Gu, Yuzhou |
---|---|
Other Authors: | Yury Polyanskiy. |
Format: | Others |
Language: | English |
Published: |
Massachusetts Institute of Technology
2019
|
Subjects: | |
Online Access: | http://hdl.handle.net/1721.1/120387 |
Similar Items
-
Increasing adder efficiency by exploiting input statistics
by: Clough, Andrew Lawrence
Published: (2008) -
Design of Soft Error Robust High Speed 64-bit Logarithmic Adder
by: Shah, Jaspal Singh
Published: (2009) -
Design of Soft Error Robust High Speed 64-bit Logarithmic Adder
by: Shah, Jaspal Singh
Published: (2009) -
Communication error detection using facial expressions
by: Wang, Sy Bor, 1976-
Published: (2009) - Minimizing FIR Filter Designs Implemented in FPGAs Utilizing Minimized Adder Graph Techniques