Magnetic logic circuits with high bit resolution for hardware acceleration
Thesis: Ph. D., Massachusetts Institute of Technology, Department of Electrical Engineering and Computer Science, 2017. === This electronic version was submitted by the student author. The certified thesis is available in the Institute Archives and Special Collections. === Cataloged from student-su...
Main Author: | Dutta, Sumit, Ph. D. Massachusetts Institute of Technology |
---|---|
Other Authors: | Marc A. Baldo. |
Format: | Others |
Language: | English |
Published: |
Massachusetts Institute of Technology
2017
|
Subjects: | |
Online Access: | http://hdl.handle.net/1721.1/111997 |
Similar Items
-
Reversible logic synthesis with minimal usage of ancilla bits
by: Xu, Siyao, M.Eng. Massachusetts Institute of Technology
Published: (2016) -
MoS₂ electronics : technology, high yield circuits and applications
by: Yu, Lili, Ph. D. Massachusetts Institute of Technology
Published: (2017) -
Efficient computing for autonomous navigation using algorithm-and-hardware co-design
by: Zhang, Zhengdong,Ph.D.Massachusetts Institute of Technology.
Published: (2019) -
Floating-point unit (FPU) designs with nano-electromechanical (NEM) relays
by: Dutta, Sumit, Ph. D. Massachusetts Institute of Technology
Published: (2014) -
Architecture design for highly flexible and energy-efficient deep neural network accelerators
by: Chen, Yu-Hsin, Ph. D. Massachusetts Institute of Technology
Published: (2018)