Full utilization, fairness, and access delay on high speed slotted bus networks

Full utilization, fairness, and access delay on high speed slotted bus networks

Show other versions (1)

Thesis (Ph. D.)--Massachusetts Institute of Technology, Dept. of Electrical Engineering and Computer Science, 1997. === Includes bibliographical references (p. 89-92). === by Angela Lan Chiu. === Ph.D.

Bibliographic Details
Main Author: Chiu, Angela Lan
Other Authors: Robert G. Gallager.
Format: Others
Language:English
Published: Massachusetts Institute of Technology 2005
Subjects:
Electrical Engineering and Computer Science
Online Access:http://hdl.handle.net/1721.1/10264
Description
Summary:Thesis (Ph. D.)--Massachusetts Institute of Technology, Dept. of Electrical Engineering and Computer Science, 1997. === Includes bibliographical references (p. 89-92). === by Angela Lan Chiu. === Ph.D.

Similar Items