Exploiting Heterogeneity in Chip-Multiprocessor Design
In the past decade, semiconductor manufacturers are persistent in building faster and smaller transistors in order to boost the processor performance as projected by Moores Law. Recently, as we enter the deep submicron regime, continuing the same processor development pace becomes an increasingly di...
Main Author: | Zhang, Ying |
---|---|
Other Authors: | Malone, Ronald |
Format: | Others |
Language: | en |
Published: |
LSU
2013
|
Subjects: | |
Online Access: | http://etd.lsu.edu/docs/available/etd-10042013-162109/ |
Similar Items
-
Latency reduction techniques in chip multiprocessor cache systems
by: Zhang, Michael Ruogu, 1977-
Published: (2007) -
A Hardware/Software Co-Design Architecture for Thermal, Power, and Reliability Management in Chip Multiprocessors
by: Khan, Omer
Published: (2010) -
Fast thread communication and synchronization mechanisms for a scalable single chip multiprocessor
by: Keckler, Stephen William
Published: (2009) -
Cache Coherency for Symmetric Multiprocessor Systems on Programmable Chips
by: Hung, Austin
Published: (2006) -
Cache Coherency for Symmetric Multiprocessor Systems on Programmable Chips
by: Hung, Austin
Published: (2006)