Increasing Off-Chip Bandwidth and Mitigating Dark Silicon via Switchable Pins
Off-chip memory bandwidth has been considered as one of the major limiting factors to processor performance, especially for multi-cores and many-cores. Conventional processor design allocates a large portion of off-chip pins to deliver power, leaving a small number of pins for processor signal commu...
Main Author: | Chen, Shaoming |
---|---|
Other Authors: | Peng, Lu |
Format: | Others |
Language: | en |
Published: |
LSU
2016
|
Subjects: | |
Online Access: | http://etd.lsu.edu/docs/available/etd-07062016-105859/ |
Similar Items
-
Mitigating Network Service Disruptions in High-bandwidth, Intermittently Connected, and Peer-to-Peer Networks
by: Hong, Se Gi
Published: (2011) -
Virtual path bandwidth distribution and capacity allocation with bandwidth sharing
by: Anewalt, Karen Marie
Published: (2001) -
Emerging Technologies in On-Chip and Off-Chip Interconnection Network
by: Sikder, Md Ashif Iqbal
Published: (2016) -
Large-scale high-density terahertz radiator and receiver Arrays on silicon chips
by: Hu, Zhi,Ph. D.Massachusetts Institute of Technology.
Published: (2020) -
SWITCHING PHENOMENA IN LITHIUM-DRIFTED SILICON PIN DIODES
by: HARMAN, THOMAS LAMSON
Published: (2007)