IDDQ Testing of a CMOS First Order Sigma-Delta Modulator of an 8-Bit Oversampling ADC
This work presents IDDQ testing of a CMOS first order sigma-delta modulator of an 8-bit oversampling analog-to-digital converter using a built-in current sensor [BICS]. Gate-drain, source-drain, gate-source and gate-substrate bridging faults are injected using fault injection transistors. All the f...
Main Author: | Chamakura, Anand K |
---|---|
Other Authors: | Suresh Rai |
Format: | Others |
Language: | en |
Published: |
LSU
2004
|
Subjects: | |
Online Access: | http://etd.lsu.edu/docs/available/etd-05272004-162258/ |
Similar Items
-
First Order Sigma-Delta Modulator of an Oversampling ADC Design in CMOS Using Floating Gate MOSFETS
by: Kommana, Syam Prasad SBS
Published: (2004) -
Oversampled Sigma-Delta Modulation Design for High-performance ADC
by: Chian C. Ho, et al.
Published: (2000) -
Oversampling with Second-Order Sigma-Delta Modulator
by: Chin-Hsun Chen, et al.
Published: (2006) -
The Analysis and Design of CMOS High-Order Delta-Sigma Modulator for Oversampling Digital-to-Analog Converters
by: Wing-kai Tang, et al.
Published: (1994) -
Delta-Sigma Modulators with Low Oversampling Ratios
by: Caldwell, Trevor
Published: (2010)