GCS : a framework for distributed verilog simulation

The verification of VLSI circuits, which are ever increasing in size and complexity, is bottlenecked during simulation within the circuit design process. Distributed simulation on a cluster of workstations or a shared memory multiple processor computer attempts a cost-effective solution. The key...

Full description

Bibliographic Details
Main Author: Pekofsky, Gregory
Format: Others
Language:en
Published: McGill University 2005
Subjects:
Online Access:http://digitool.Library.McGill.CA:80/R/?func=dbin-jump-full&object_id=82404
id ndltd-LACETR-oai-collectionscanada.gc.ca-QMM.82404
record_format oai_dc
spelling ndltd-LACETR-oai-collectionscanada.gc.ca-QMM.824042014-02-13T04:08:49ZGCS : a framework for distributed verilog simulationPekofsky, GregoryComputer Science.The verification of VLSI circuits, which are ever increasing in size and complexity, is bottlenecked during simulation within the circuit design process. Distributed simulation on a cluster of workstations or a shared memory multiple processor computer attempts a cost-effective solution. The key factor in performance of these simulations is the development of distributed simulation algorithms that make use of the circuits' underlying properties.This study presents the design and implementation of a distributed simulation framework to better produce and test simulation algorithms. The framework includes a technique to generate circuits, since large commercial circuits are hard to obtain, a Verilog compiler, and a simulator template to ease implementation.McGill University2005Electronic Thesis or Dissertationapplication/pdfenalephsysno: 002227272proquestno: AAIMR12519Theses scanned by UMI/ProQuest.All items in eScholarship@McGill are protected by copyright with all rights reserved unless otherwise indicated.Master of Science (School of Computer Science.) http://digitool.Library.McGill.CA:80/R/?func=dbin-jump-full&object_id=82404
collection NDLTD
language en
format Others
sources NDLTD
topic Computer Science.
spellingShingle Computer Science.
Pekofsky, Gregory
GCS : a framework for distributed verilog simulation
description The verification of VLSI circuits, which are ever increasing in size and complexity, is bottlenecked during simulation within the circuit design process. Distributed simulation on a cluster of workstations or a shared memory multiple processor computer attempts a cost-effective solution. The key factor in performance of these simulations is the development of distributed simulation algorithms that make use of the circuits' underlying properties. === This study presents the design and implementation of a distributed simulation framework to better produce and test simulation algorithms. The framework includes a technique to generate circuits, since large commercial circuits are hard to obtain, a Verilog compiler, and a simulator template to ease implementation.
author Pekofsky, Gregory
author_facet Pekofsky, Gregory
author_sort Pekofsky, Gregory
title GCS : a framework for distributed verilog simulation
title_short GCS : a framework for distributed verilog simulation
title_full GCS : a framework for distributed verilog simulation
title_fullStr GCS : a framework for distributed verilog simulation
title_full_unstemmed GCS : a framework for distributed verilog simulation
title_sort gcs : a framework for distributed verilog simulation
publisher McGill University
publishDate 2005
url http://digitool.Library.McGill.CA:80/R/?func=dbin-jump-full&object_id=82404
work_keys_str_mv AT pekofskygregory gcsaframeworkfordistributedverilogsimulation
_version_ 1716646252638109696