Modeling and verification of DSP designs in HOL

• Main Author: Akbarpour, Behzad
• Format: Others
• Published: 2005
• Online Access: http://spectrum.library.concordia.ca/8433/1/NR04055.pdf; Akbarpour, Behzad <http://spectrum.library.concordia.ca/view/creators/Akbarpour=3ABehzad=3A=3A.html> (2005) Modeling and verification of DSP designs in HOL. PhD thesis, Concordia University.

In this thesis we propose a framework for the incorporation of formal methods in the design flow of DSP (Digital Signal Processing) systems in a rigorous way. In the proposed approach we model and verify DSP descriptions at different abstraction levels using higher-order logic based on the HOL (Higher Order Logic) theorem prover. This framework enables the formal verification of DSP designs which in the past could only be done partially using conventional simulation techniques. To this end, we provide a shallow embedding of DSP descriptions in HOL at the floating-point, fixed-point, behavioral, RTL (Register Transfer Level), and netlist gate levels. We make use of existing formalization of floating-point theory in HOL and introduce a parallel one for fixed-point arithmetic. The high ability of abstraction in HOL allows a seamless hierarchical verification encompassing the whole DSP design path, starting from top level floating- and fixed-point algorithmic descriptions down to RTL, and gate level implementations. We illustrate the new verification framework using different case studies such as digital filters and FFT (Fast Fourier Transform) algorithms.