A Read-Decoupled Gated-Ground SRAM Architecture for Low-Power Embedded Memories
In order to meet the incessantly growing demand of performance, the amount of embedded or on-chip memory in microprocessors and systems-on-chip (SOC) is increasing. As much as 70% of the chip area is now dedicated to the embedded memory, which is primarily realized by the static random access memory...
Main Author: | Hussain, Wasim |
---|---|
Format: | Others |
Published: |
2011
|
Online Access: | http://spectrum.library.concordia.ca/36078/1/Hussain_MSc_F2011.pdf Hussain, Wasim <http://spectrum.library.concordia.ca/view/creators/Hussain=3AWasim=3A=3A.html> (2011) A Read-Decoupled Gated-Ground SRAM Architecture for Low-Power Embedded Memories. Masters thesis, Concordia University. |
Similar Items
-
Fault Modeling and Detection for Gated-Ground SRAM
by: Li, Ke
Published: (2010) -
Low-Power Soft-Error-Robust Embedded SRAM
by: Shah, Jaspal Singh
Published: (2013) -
Low Power Design of Sub-micron Embedded SRAM
by: Zhao, Jun-Kai, et al.
Published: (2014) -
POWER GATED TECHNIQUE TO IMPROVE DESIGN METRICS OF 6T SRAM MEMORY CELL FOR LOW POWER APPLICATIONS
by: Hemant Kumar, et al.
Published: (2019-10-01) -
Low-Power Built-in Self-Test Techniques for Embedded SRAMs
by: Chia-Hsiu Liu, et al.
Published: (2007)