A Constant Delay Logic Style - An Alternative Way of Logic Design
High performance, energy efficient logic style has always been a popular research topic in the field of very large scale integrated (VLSI) circuits because of the continuous demands of ever increasing circuit operating frequency. The invention of the dynamic logic in the 80s is one of the answers to...
Main Author: | Chuang, Pierce I Jen |
---|---|
Language: | en |
Published: |
2010
|
Subjects: | |
Online Access: | http://hdl.handle.net/10012/5302 |
Similar Items
-
A Constant Delay Logic Style - An Alternative Way of Logic Design
by: Chuang, Pierce I Jen
Published: (2010) -
Design and Simulation of a Nanoscale Threshold-Logic Multiplier
by: Mawahib Hussein Sulieman, et al.
Published: (2019-05-01) -
An improved implementation of hierarchy array multiplier using CslA adder and full swing GDI logic
by: Shoba Mohan, et al.
Published: (2017-06-01) -
Hybrid memristor-CMOS implementation of logic gates design using LTSpice
by: Al-Junid, S.A.M, et al.
Published: (2021) -
Design of Ternary Logic and Arithmetic Circuits Using GNRFET
by: Zarin Tasnim Sandhie, et al.
Published: (2020-01-01)