Implementation of coarse-grain coherence tracking support in ring-based multiprocessors
As the number of processors in multiprocessor system-on-chip devices continues to increase, the complexity required for full cache coherence support is often unwarranted for application-specific designs. Bus-based interconnects are no longer suitable for larger-scale systems, and the logic and stora...
Main Author: | Coté, Edmond A. |
---|---|
Other Authors: | Queen's University (Kingston, Ont.). Theses (Queen's University (Kingston, Ont.)) |
Format: | Others |
Language: | en en |
Published: |
2007
|
Subjects: | |
Online Access: | http://hdl.handle.net/1974/882 |
Similar Items
-
Location Cache Design and Performance Analysis for Chip Multiprocessors
by: NEMETH, JASON
Published: (2008) -
Design and Analysis of Location Cache in a Network-on-Chip Based Multiprocessor System
by: Ramakrishnan, Divya
Published: (2009) -
Smart Memory and Network-On-Chip Design for High-Performance Shared-Memory Chip Multiprocessors
by: Lodde, Mario
Published: (2014) -
Reducing the Area and Energy of Coherence Directories in Multicore Processors
by: Zebchuk, Jason
Published: (2013) -
Reducing the Area and Energy of Coherence Directories in Multicore Processors
by: Zebchuk, Jason
Published: (2013)