ASIC Implementation of A High Throughput, Low Latency, Memory Optimized FFT Processor
The rapid advancements in semiconductor technology have led to constant shrinking of transistor sizes as per Moore's Law. Wireless communications is one field which has seen explosive growth, thanks to the cramming of more transistors into a single chip. Design of these systems involve trade-of...
| Main Author: | |
|---|---|
| Other Authors: | |
| Language: | en_US |
| Published: |
2016
|
| Subjects: | |
| Online Access: | http://etd.iisc.ernet.in/handle/2005/2557 http://etd.ncsi.iisc.ernet.in/abstracts/3324/G25691-Abs.pdf |