Analysis of voltage scaling effects in the design of resilient circuits
Submitted by Setor de Tratamento da Informa??o - BC/PUCRS (tede2@pucrs.br) on 2016-04-19T18:32:43Z No. of bitstreams: 1 DIS_MATHEUS_GIBILUKA_COMPLETO.pdf: 3498426 bytes, checksum: 534aec97d6aa9dfc7b535a7f65087ae1 (MD5) === Made available in DSpace on 2016-04-19T18:32:43Z (GMT). No. of bitstreams: 1...
Main Author: | Gibiluka, Matheus |
---|---|
Other Authors: | Calazans, Ney Laert Vilar |
Format: | Others |
Language: | English |
Published: |
Pontif?cia Universidade Cat?lica do Rio Grande do Sul
2016
|
Subjects: | |
Online Access: | http://tede2.pucrs.br/tede2/handle/tede/6615 |
Similar Items
-
Asynchronous circuits : innovations in components, cell libraries and design templates
by: Moreira, Matheus Trevisan
Published: (2016) -
Contributions to the design and prototyping of GALS and asynchronous systems
by: Moreira, Matheus Trevisan
Published: (2015) -
Proposta de uma infraestrutura de gera??o e avalia??o para redes intrachip Hermes-G
by: Schemmer, Raffael Bottoli
Published: (2015) -
Soft error mitigation in asynchronous networks on chip
by: Pontes, Julian Jos? Hilgemberg
Published: (2015) -
Projeto e prototipa??o de interfaces e redes intrachip n?o-s?ncronas em FGPAs
by: Pontes, Julian Jos? Hilgemberg
Published: (2015)