Uma plataforma híbrida baseada em FPGA para a aceleração de um algoritmo de alinhamento de sequências biológicas

Uma plataforma híbrida baseada em FPGA para a aceleração de um algoritmo de alinhamento de sequências biológicas

Submitted by Fabio Sobreira Campos da Costa (fabio.sobreira@ufpe.br) on 2016-04-05T14:47:50Z No. of bitstreams: 2 license_rdf: 1232 bytes, checksum: 66e71c371cc565284e70f40736c94386 (MD5) Dissertação_Figueiroa(versao_final).pdf: 2779464 bytes, checksum: bec03362367d058faa9ed8c36d09b5f8 (MD5) ===...

Full description

Bibliographic Details
Main Author:	FIGUEIRÔA, Luiz Henrique Alves
Other Authors:	http://lattes.cnpq.br/4235825596747458
Language:	Portuguese
Published:	Universidade Federal de Pernambuco 2016
Subjects:	DNA HPC FPGA GPGPU Array Sistólico Systolic Array
Online Access:	https://repositorio.ufpe.br/handle/123456789/16317

Similar Items

DNA sequences alignment in multi-GPUs: acceleration and energy payoff
by: Jesús Pérez-Serrano, et al.
Published: (2018-11-01)

Radar Signal Processing with Graphics Processors (GPUS)
by: Pettersson, Jimmy, et al.
Published: (2010)

Numerical simulation of lava flow using a GPU SPH model
by: Eugenio Rustico, et al.
Published: (2011-12-01)

Porting and optimizing MAGFLOW on CUDA
by: Ciro Del Negro, et al.
Published: (2011-12-01)

fastRTM: um ambiente integrado para desenvolvimento rápido da migração reversa no tempo (RTM) em plataformas FPGA de alto desempenho
by: Medeiros, Victor Wanderley Costa de
Published: (2015)

Optimizing All-to-All and Allgather Communications on GPGPU Clusters
by: Singh, Ashish Kumar
Published: (2012)

GPGPU Task Scheduling Technique for Reducing the Performance Deviation of Multiple GPGPU Tasks in RPC-Based GPU Virtualization Environments
by: Jihun Kang, et al.
Published: (2021-03-01)

Parallelizing Simulated Annealing Placement for GPGPU
by: Choong, Alexander
Published: (2010)

Parallelizing Simulated Annealing Placement for GPGPU
by: Choong, Alexander
Published: (2010)

Enabling Development of OpenCL Applications on FPGA platforms
by: Shagrithaya, Kavya Subraya
Published: (2014)

Scalable multi-GPU implementation of the MAGFLOW simulator
by: Giovanni Gallo, et al.
Published: (2011-12-01)

A Comparison of FPGA and GPGPU Designs for Bayesian Occupancy Filters
by: Luis Medina, et al.
Published: (2017-11-01)

FPGA-Based Accelerator Development for Non-Engineers
by: Uliana, David Christopher
Published: (2017)

FPGA acceleration of high performance computing communication middleware
by: Xiong, Qingqing
Published: (2019)

Running applications on a hybrid cluster
by: A. V. Bogdanov, et al.
Published: (2015-06-01)

Arquiteturas em hardware para o alinhamento local de sequências biológicas
by: Mallmann, Rafael Mendes
Published: (2012)

Arquiteturas em hardware para o alinhamento local de sequências biológicas
by: Mallmann, Rafael Mendes
Published: (2012)

Arquiteturas em hardware para o alinhamento local de sequências biológicas
by: Mallmann, Rafael Mendes
Published: (2012)

Characterization of FPGA-based High Performance Computers
by: Pimenta Pereira, Karl Savio
Published: (2014)

Um cluster híbrido com módulos de co – processamento em hardware (FPGAS) para processamento de alto desempenho
by: BARROS JÚNIOR, Severino José de
Published: (2015)

An FPGA-Based Hardware Accelerator for Real-Time Block-Matching and 3D Filtering
by: Dong Wang, et al.
Published: (2020-01-01)

FPGA prototyping of custom GPGPUs
by: Nigania, Nimit
Published: (2014)

HARDWARE IMPLEMENTATIONS FOR SYSTOLIC COMPUTATION OF THE JACOBI SYMBOL
by: VEDANTAM, KIRAN K.
Published: (2006)

Accélération matérielle pour l’imagerie sismique : modélisation, migration et interprétation
by: Abdelkhalek, Rached
Published: (2013)

Implementierung des Genom-Alignments auf modernen hochparallelen Plattformen
by: Knodel, Oliver
Published: (2014)

Transparent Control Flow Transfer between CPU and Accelerators for HPC
by: Daniel Granhão, et al.
Published: (2021-02-01)

Memory Efficient High Speed Systolic Array Architecture Design with Multiplexed Distributed Arithmetic for 2D DTCWT Computation on FPGA
by: Poornima B., et al.
Published: (2019-12-01)

Implementation of Autoencoders with Systolic Arrays through OpenCL
by: Rafael Gadea-Gironés, et al.
Published: (2021-01-01)

FPGA-Based Implementation of QR Decomposition
Published: (2014)

An FPGA-Based LSTM Acceleration Engine for Deep Learning Frameworks
by: Dazhong He, et al.
Published: (2021-03-01)

FPGA-Based Configurable Systolic Architecture for Window-Based Image Processing
by: Torres-Huitzil César, et al.
Published: (2005-01-01)

Hardware design of convolution calculation module based on systolic array
by: Wang Chunlin, et al.
Published: (2020-01-01)

Efficient Implementation of Nested-Loop Multimedia Algorithms
by: Kittitornkun Surin, et al.
Published: (2001-01-01)

Deep Neural Network Hardware Implementation Based on Stacked Sparse Autoencoder
by: Maria G. F. Coutinho, et al.
Published: (2019-01-01)

Compiler-Based Tools to Aid in Data Transfer Optimization and On-Chip Debug of Heterogeneous Compute Systems
by: Ashcraft, Matthew B.
Published: (2020)

Reducción de los tiempos de cómputo de la Migración Sísmica usando FPGAs y GPGPUs: Un artículo de revisión
by: Carlos Fajardo, et al.
Published: (2013-03-01)

Event Sequence Identification and Deep Learning Classification for Anomaly Detection and Predication on High-Performance Computing Systems
by: Li, Zongze
Published: (2019)

Arquitetura computacional híbrida baseada em DSP e FPGA para processamento digital de sinais
by: Sousa, Éricles Rodrigues
Published: (2011)

AN FPGA IMPLEMENTATIN OF FDTD CODES FOR RECONFIGURABLE HIGH PERFORMANCE COMPUTING
by: GANDHI, SACHIN
Published: (2004)

FPGA-Based Architectures for Acoustic Beamforming with Microphone Arrays: Trends, Challenges and Research Opportunities
by: Bruno da Silva, et al.
Published: (2018-08-01)

Cannot write session to /tmp/vufind_sessions/sess_7cojgmjbr7fdh1rq9gk8th90qf