Circuit Level Techniques for Power and Reliability Optimization of CMOS Logic
Technology scaling trends lead to shrinking of the individual elements like transistors and wires in digital systems. The main driving force behind this is cutting the cost of the systems while the systems are filled with extra functionalities. This is the reason why a 3 GHz Intel processor now is p...
Main Author: | Diril, Abdulkadir Utku |
---|---|
Format: | Others |
Language: | en_US |
Published: |
Georgia Institute of Technology
2005
|
Subjects: | |
Online Access: | http://hdl.handle.net/1853/6929 |
Similar Items
-
Hierarchical Optimization of Digital CMOS Circuits for Power, Performance and Reliability
by: Dhillon, Yuvraj Singh
Published: (2005) -
Dual Micro-power 150mA Ultra LDO CMOS Regulator with fast startup
by: Peng Zheng, et al.
Published: (2019-12-01) -
A −193.6 dBc/Hz FoM<sub>T</sub> 28.6-to-36.2 GHz Dual-Core CMOS VCO for 5G Applications
by: Yupeng Fu, et al.
Published: (2020-01-01) -
On soft filters of soft BE-algebras
by: Yılmaz Çeven, et al.
Published: (2018-02-01) -
A Nano-Watt Dual-Output Subthreshold CMOS Voltage Reference
by: Jie Lin, et al.
Published: (2020-01-01)