SRAM system design for memory based computing
The objective of the research was to design and test an SRAM system which can meet the performance criteria for Memory Based Computing (MBC). This form of computing consists of a Look-Up Table (LUT) which is basically memory array mapped with a function; the computations thereafter consist of essent...
Main Author: | Zia, Muneeb |
---|---|
Published: |
Georgia Institute of Technology
2013
|
Subjects: | |
Online Access: | http://hdl.handle.net/1853/47636 |
Similar Items
-
Low Computing Leakage, Wide-Swing Output Compensation Circuit for Linearity Improvement in SRAM Multi-Row Read Computing-in-Memory
by: Gu, Z., et al.
Published: (2022) -
Design and Analysis of Low-power SRAMs
by: Sharifkhani, Mohammad
Published: (2007) -
Design and Analysis of Low-power SRAMs
by: Sharifkhani, Mohammad
Published: (2007) -
10T SRAM Computing-in-Memory Macros for Binary and Multibit MAC Operation of DNN Edge Processors
by: Van Truong Nguyen, et al.
Published: (2021-01-01) -
Exploiting Read/Write Asymmetry to Achieve Opportunistic SRAM Voltage Switching in Dual-Supply Near-Threshold Processors
by: Yunfei Gu, et al.
Published: (2018-08-01)