Micro-scheduling and its interaction with cache partitioning
The thesis explores the sources of energy inefficiency in asymmetric multi- core architectures where energy efficiency is measured by the energy-delay squared product. The insights gathered from this study drive the development of optimized thread scheduling and coordinated cache management strategi...
Main Author: | Choudhary, Dhruv |
---|---|
Published: |
Georgia Institute of Technology
2011
|
Subjects: | |
Online Access: | http://hdl.handle.net/1853/41167 |
Similar Items
-
LWFG: A Cache-Aware Multi-core Real-Time Scheduling Algorithm
by: Lindsay, Aaron Charles
Published: (2014) -
Power Efficient Last Level Cache For Chip Multiprocessors
by: Mandke, Aparna
Published: (2015) -
CONTROLLING CACHE PARTITIONSIZES TO INCREASE APPLICATIONRELIABILITY
by: Suuronen, Janne, et al.
Published: (2018) -
Power Efficient Last Level Cache for Chip Multiprocessors
by: Mandke, Aparna
Published: (2017) -
Design of disk cache for high performance computing.
Published: (1995)