A special instruction set multiple chip computer for DSP :
architecture and compiler design

A special instruction set multiple chip computer for DSP : architecture and compiler design

Bibliographic Details
Main Author:	Curtis, Bryce Allen
Published:	Georgia Institute of Technology 2007
Subjects:	Signal processing Digital techniques Multiprocessors Computer architecture
Online Access:	http://hdl.handle.net/1853/15736

Similar Items

VHDL-based conceptual prototyping of embedded DSP architectures
by: Dung, Lan-Rong
Published: (2007)

Compilation techniques for multiprocessors based on DSP microprocessors
by: Kim, Byung Moo
Published: (2007)

Optimal synchronous multiprocessor compiler for fully specified flow graphs
by: Gelabert, Pedro R.
Published: (2007)

Multiprocessor design methodology for real-time DSP systems represented by shift-invariant flow graphs
by: Forren, Helmut R.
Published: (2007)

Expansible Network-on-Chip Architecture
by: PIRES, I. L. P., et al.
Published: (2018-05-01)

Architecture mechanics for software directed management of coherent caches
by: Shah, Gautam H.
Published: (2006)

Synchronous multiprocessor realizations of shift-invariant flow graphs
by: Schwartz, David Aaron
Published: (2006)

Evaluating the Scalability of SDF Single-chip Multiprocessor Architecture Using Automatically Parallelizing Code
by: Zhang, Yuhua
Published: (2004)

General theory relating to the implementation of concurrent symbolic computation
by: Clarke, Thomas James Woodchurch
Published: (1989)

Emulation of a virtual shared memory architecture
by: Raina, Sanjay
Published: (1993)

Compiling for a multithreaded dataflow architecture : algorithms, tools, and experience
by: Li, Feng
Published: (2014)

A design synthesis environment for DSP algorithms represented by shift-invariant flow graphs
by: Kim, Hyeong-Kyo
Published: (2007)

Skewed single instruction multiple data computation
by: Hodges, Christopher Joseph Munroe
Published: (2007)

Compilation and Generation of Multi-Processor on a Chip Real-Time Embedded Systems
by: Klingler, Randall S.
Published: (2007)

DESIGN ENHANCEMENT AND INTEGRATION OF A PROCESSOR-MEMORY INTERCONNECT NETWORK INTO A SINGLE-CHIP MULTIPROCESSOR ARCHITECTURE
by: Bhide, Kanchan P.
Published: (2004)

Architectural Support for High-Performance, Power-Efficient and Secure Multiprocessor Systems
by: An, Baik Song
Published: (2012)

THE REAL/STAR 2000: A HIGH PERFORMANCE MULTIPROCESSOR COMPUTER FOR TELEMETRY APPLICATIONS
by: Furht, B., et al.
Published: (1991)

Nearest neighbor affinity scheduling in heterogeneous multi-core architectures
by: Fadi N. Sibai
Published: (2008-10-01)

Advancing Software Development for a Multiprocessor System-on-Chip
by: Stephen Bique
Published: (2007-06-01)

Efficient Binary Field Multiplication on a VLIW DSP
by: Tergino, Christian Sean
Published: (2014)

Toward Energy-Efficient High-Performance Organizations of the Memory Hierarchy in Chip-Multiprocessors Architectures
by: Francisco J. Villa, et al.
Published: (2006-04-01)

The architecture of a multimedia multiprocessor
by: Choi, Keung-Sik
Published: (2012)

Location Cache Design and Performance Analysis for Chip Multiprocessors
by: NEMETH, JASON
Published: (2008)

High Performance Interconnect System Design for Future Chip Multiprocessors
by: Wang, Lei
Published: (2013)

Accelerating Communication in On-Chip Interconnection Networks
by: Ahn, Minseon
Published: (2012)

A Novel Configurable Benchmarking System for Multi-core Architectures
by: Panda, Amayika
Published: (2011)

High Performance Applications for the Single-Chip Message-Passing Parallel Computer
by: Dickenson, William Wesley
Published: (2014)

Improving processor efficiency by exploiting common-case behaviors of memory instructions
by: Subramaniam, Samantika
Published: (2009)

A technology-scalable composable architecture
by: Kim, Changkyu
Published: (2008)

Atlas : a dynamically parallelizing chip-multiprocessor for gigascale integration
by: Codrescu, Lucian
Published: (2007)

Scheduling Algorithms for Instruction Set Extended Symmetrical Homogeneous Multiprocessor Systems-on-Chip
by: Montcalm, Michael R.
Published: (2011)

Scheduling Algorithms for Instruction Set Extended Symmetrical Homogeneous Multiprocessor Systems-on-Chip
by: Montcalm, Michael R.
Published: (2011)

Scheduling Algorithms for Instruction Set Extended Symmetrical Homogeneous Multiprocessor Systems-on-Chip
by: Montcalm, Michael R.
Published: (2011)

Scheduling Algorithms for Instruction Set Extended Symmetrical Homogeneous Multiprocessor Systems-on-Chip
by: Montcalm, Michael R.
Published: (2011)

Reactive and Proactive Fault-Tolerant Network-on-Chip Architectures using Machine Learning
by: DiTomaso, Dominic F.
Published: (2015)

Application-specific instruction set processor for speech recognition.
Published: (2005)

A Broadcast Cube-Based Multiprocessor Architecture for Solving Partial Differential Equations
by: Murthy, Siva Ram C
Published: (2005)

Multiprocessor scheduling with memory constraints
by: Lau, H. T. (Hang Tong), 1952-
Published: (1978)

Dynamic resource allocation and interprocess communication in multiprocessor systems
by: Fanourgiakis, Demetrios.
Published: (1978)

A high performance fault tolerant cache memory for multiprocessors
by: Luo, Xiao
Published: (2018)