An adaptive floating-gate network using action-potential signaling

An adaptive floating-gate network using action-potential signaling

Bibliographic Details
Main Author:	Gordon, Christal
Published:	Georgia Institute of Technology 2007
Subjects:	Neural networks (Computer science) Integrated circuits Very large scale integration
Online Access:	http://hdl.handle.net/1853/15683

Similar Items

A neuromorphic architecture for modeling intersegmental coordination
by: Patel, Girish N.
Published: (2007)

Analog programmable filters using floating-gate arrays
by: Kucic, Matthew R.
Published: (2007)

Efficient circuit simulation via adaptive moment matching and matrix exponential techniques
by: Zhao, Wenhui, et al.
Published: (2014)

A biologically inspired silicon neuron
by: Farquhar, Ethan David
Published: (2007)

Applications and implementation of neuro-connectionist architectures.
Published: (1996)

Floating Gate Based Large-Scale Field-Programmable Analog Arrays for Analog Signal Processing
by: Twigg, Christopher M.
Published: (2006)

Single layer routing : mapping topological to geometric solutions
by: Hong, Won-kook.
Published: (1986)

THERMAL MODELING/SIMULATION OF LEVEL 1 AND LEVEL 2 VLSI PACKAGING
by: Jafar, Mutaz, 1960-
Published: (1986)

CONDUCTIVE AND INDUCTIVE CROSSTALK COUPLING IN VLSI PACKAGES
by: Voranantakul, Suwan, 1962-
Published: (1986)

On the routability-driven placement.
Published: (2013)

Timing analysis for MOSFETS, an integrated approach
by: Dagenais, Michel R.
Published: (1987)

Testing signal integrity faults in VLSI circuits.
Published: (2011)

QUALIFICATION RESEARCH FOR RELIABLE, CUSTOM LSI/VLSI ELECTRONICS.
by: Matsumori, Barry Alan.
Published: (1985)

Application of wavelet theory for transient simulation of distributed network.
Published: (1995)

Model order reduction for efficient modeling and simulation of interconnect networks
by: Ma, Min.
Published: (2007)

A placement algorithm for very large scale integration.
Published: (1987)

Trace-based post-silicon validation for VLSI circuits.
Published: (2012)

A cluster-proof approach to yield enhancement of large area binary tree architectures /
by: Howells, Michael C.
Published: (1987)

An Efficient Hybrid Heuristic and Probabilistic Model for the Gate Matrix Layout Problem in VLSI Design
by: Bagchi, Tanuj
Published: (1993)

TCG-based multi-bend bus driven floorplanning.
Published: (2007)

New methodology for low power and less test time in VLSI testing
by: Lee, Il-Soo
Published: (2008)

Interconnect planning in physical design of VLSI.
Published: (2006)

Efficient approaches in interconnect-driven floorplanning.
Published: (2003)

Performance driven analog layout compiler
by: Hong, Seong-Kwan
Published: (2007)

SOLID SOURCE CHEMICAL VAPOR DEPOSITION OF REFRACTORY METAL SILICIDES FOR VLSI INTERCONNECTS.
by: HEY, HANS PETER WILLY.
Published: (1984)

A VLSI parallel processor structure for scientific computing
by: Tan, Wei-Siong
Published: (2007)

Dynamic testibility measures and their use in ATPG
by: Ivanov, André.
Published: (1985)

Analysis techniques for nanometer digital integrated circuits
by: Ramalingam, Anand, 1979-
Published: (2008)

Mapping of recursive algorithms onto multi-rate arrays
by: Zheng, Yue-Peng
Published: (2012)

A linear unification processor /
by: Hum, Herbert Hing-Jing.
Published: (1987)

Cell and interconnect timing analysis using waveforms
by: Croix, John Francis, 1963-
Published: (2011)

New algorithms for physical design of VLSI circuits
by: Lai, Minghorng
Published: (2011)

Parallel prefix adder design
by: Choi, Youngmoon
Published: (2008)

Algorithms for VLSI design planning
by: Chen, Hung-ming
Published: (2008)

Fundamental algorithms for physical design planning of VLSI
by: Tang, Xiaoping
Published: (2008)

Efficient reconfiguration by degradation in defect-tolerant VLSI arrays
by: Chen, Ing-yi, 1962-
Published: (1989)

A placement/interconnect channel router : cutting your PI into slices
by: Koschella, James Joseph
Published: (2005)

Characterization of tungsten-silicide for gate level interconnections of MOS VLSI circuts /
by: Sabi, Babak
Published: (1984)

Incremental placement for modern VLSI design closure
by: Ren, Haoxing
Published: (2008)

Thermal characterization of VLSI packaging
by: Shope, David Allen, 1958-
Published: (1988)