Design issues for interconnection networks in massively parallel processing systems under advanced VLSI and packaging constraints

Bibliographic Details
Main Author: Lacy, William Stephen
Published: Georgia Institute of Technology 2007
Subjects:
Online Access:http://hdl.handle.net/1853/14690
Description
Description not available.