A VLSI Combinator Reduction Engine

A VLSI Combinator Reduction Engine

No abstract.

Bibliographic Details
Main Author:	Athas, William C.
Format:	Others
Language:	en
Published:	1983
Online Access:	https://thesis.library.caltech.edu/6866/1/Athas_wc_jr..pdf Athas, William C. (1983) A VLSI Combinator Reduction Engine. Master's thesis, California Institute of Technology. doi:10.7907/r471-je71. https://resolver.caltech.edu/CaltechTHESIS:03262012-092805759 <https://resolver.caltech.edu/CaltechTHESIS:03262012-092805759>

Similar Items

Analog VLSI for active drag reduction
by: Gupta, Vidyabhusan
Published: (1997)

The Reduction of RF Crosstalk Interference to VLSI
by: Huan-Chu Huang, et al.
Published: (2003)

Cost reduction in VLSI test application
by: Zhang, Zhao Xian, et al.
Published: (1995)

An engineering methodology for implementing and testing VLSI circuits
by: Corliss, Walter F.
Published: (2013)

VLSI Implementation of Lattice Reduction for MIMO Wireless Communication Systems
by: Youssef, Ameer
Published: (2010)

VLSI Implementation of Lattice Reduction for MIMO Wireless Communication Systems
by: Youssef, Ameer
Published: (2010)

Fine Grain Concurrent Computations
by: Athas, William C., Jr.
Published: (1987)

Combining the area partition with circuit partition for VLSI placement
by: GONG,GUO-HUANG, et al.
Published: (1991)

Automated performance optimisation of combinational VLSI CMOS structures
by: Mather, Peter James
Published: (1995)

Analysis and optimization of VLSI Clock Distribution Networks for skew variability reduction
by: Rajaram, Anand K.
Published: (2004)

VLSI
Published: (2010)

Structured test of VLSI arrays
by: Marnane, William Peter
Published: (1989)

An Improved Lagrangian Relaxation Method for VLSI Combinational Circuit Optimization
by: Huang, Yi-Le
Published: (2012)

An Automatic Test Pattern Generation System for VLSI Combinational Circuits
by: Jiang, Sen-Chung, et al.
Published: (1988)

A VLSI architecture for a data compression engine in a communications network
by: Hou, Brian Ta-Cheng
Published: (2006)

Model-Order Reduction and Crosstalk Noise Estimation in High-Speed VLSI Interconnects
by: Herng-Jer Lee, et al.
Published: (2004)

VLSI Architecture Design and Implementation of Reconfigurable Computing Engine for Multimedia Applications
by: 邱俊瑋
Published: (2004)

VLSI Design and Implementation of Configurable Cell-Search Engine for W-CDMA
by: Jung-Ren Wang, et al.
Published: (2002)

VLSI Architecture Design and Implementation of Reconfigurable Computing Engine and Interconnection Network
by: Jian-Chou Chen, et al.
Published: (2004)

A VLSI Architecture for Concurrent Data Structures
by: Dally, William James
Published: (1986)

Design of a Low-Power VLSI Macrocell for Nonlinear Adaptive Video Noise Reduction
by: Fanucci Luca, et al.
Published: (2004-01-01)

Spline wavelet image coding and synthesis for a VLSI based difference engine
by: Marais, Patrick
Published: (2015)

VLSI IN MILITARY COMMUNICATIONS
by: Cuccia, C. Louis
Published: (1981)

A Complexity Theory for VLSI
by: Thompson, C. D.
Published: (1980)

VLSI routing
by: Chaudhray, Kamal
Published: (1990)

VLSI Design
Published: (2012)

VLSI Architecture Design of Full Functional Advanced Encryption Standard Crypto-Engine
by: Shin-Shian Yu, et al.
Published: (2003)

A Novel VLSI Architecture for Multi-Constellation and Multi-Frequency GNSS Acquisition Engine
by: Yuheng Yang, et al.
Published: (2019-01-01)

VLSI parallel processing architectures
by: Spray, Andrew J. C.
Published: (1990)

POWER DRIVEN SYNTHESIS OF COMBINATIONAL CIRCUITS ON THE BASE OF CMOS VLSI LIBRARY ELEMENTS
by: D. I. Cheremisinov, et al.
Published: (2016-10-01)

VLSI implementation of high throughput combined RS and LDPC decoders for optical communications
by: Chang-Kun Yao, et al.
Published: (2010)

Maximal Power Estimation for CMOS Combinational and Sequential Circuits in VLSI Chip Design
by: Chen, Wang-Jin, et al.
Published: (1998)

Model-Order Reductions for VLSI MIMO Interconnect Systems Using Gobal Krylov Subspace Methods
by: Lai, Ming-Hong, et al.
Published: (2007)

VLSI Design for Foreground Object Segmentation with Labeling and Noise Reduction Mode in Video Surveillance Application
by: De-Zhang Peng, et al.
Published: (2009)

Towards mission spirituality in the Presbyterian community of Kinshasa
by: Mpinga, Athas Cibangu
Published: (2009)

Towards mission spirituality in the Presbyterian community of Kinshasa
by: Mpinga, Athas Cibangu
Published: (2009)

Algorithm and VLSI Architecture of Wavelet-Based Rendering Engine for Stereo-to-Multiview Conversion System
by: Wang, Yu-Chih, et al.
Published: (2018)

Engineering Change Orders Design Using Multiple Variable Linear Programming for VLSI Design
by: Lin Chih Kang, et al.

VLSI Architecture Design and Implementation of the Memory Efficient Block Coding Engine for JPEG 2000
by: Tai-Lun Huang, et al.
Published: (2004)

Engineering Change Orders Design Using Multiple Variable Linear Programming for VLSI Design
by: Lin Chih Kang, et al.

Cannot write session to /tmp/vufind_sessions/sess_j74r9t7cc2p2347h1tg27aiak5