Verification of Receiver Equalization by Integrating Dataflow Simulation and Physical Channels
This thesis combines Keysight’s SystemVue software with a Vector Signal Analyzer (VSA) and Vector Signal Generator (VSG) to test receiver equalization schemes over physical channels. The testing setup, “Equalization Verification,” is intended to be able to evaluate any equalization scheme over any p...
Main Authors: | Ritter, David M, Smilkstein, Tina, Dr. |
---|---|
Format: | Others |
Published: |
DigitalCommons@CalPoly
2017
|
Subjects: | |
Online Access: | https://digitalcommons.calpoly.edu/theses/1733 https://digitalcommons.calpoly.edu/cgi/viewcontent.cgi?article=2961&context=theses |
Similar Items
-
Modeling and realization of real time electronic countermeasure simulation system based on SystemVue
by: Xiao-rong Tong
Published: (2020-04-01) -
Verification of Third Party Components to The Road Telematics Communicator
by: Mantena, Shanmukha Raju
Published: (2020) -
Algorithm of measuring signal processing in vector analyzers of circuits
by: A. A. Kopshaj, et al.
Published: (2019-06-01) -
A Simple High-Precision 2-Port Vector Analyzer
by: Jan Labun, et al.
Published: (2020-01-01) -
Mitigation of Nonlinear Impairments by Using Support Vector Machine and Nonlinear Volterra Equalizer
by: Rebekka Weixer, et al.
Published: (2019-09-01)