Design of Low-Voltage Digital Building Blocks and ADCs for Energy-Efficient Systems
Increasing number of energy-limited applications continue to drive the demand for designing systems with high energy efficiency. This tutorial covers the main building blocks of a system implementation including digital logic, embedded memories, and analog-to-digital converters and describes the cha...
Main Authors: | Sinangil, Mahmut E. (Contributor), Yip, Marcus (Contributor), Qazi, Masood (Contributor), Rithe, Rahul (Contributor), Kwong, Joyce (Contributor), Chandrakasan, Anantha P. (Contributor) |
---|---|
Other Authors: | Massachusetts Institute of Technology. Department of Electrical Engineering and Computer Science (Contributor), Massachusetts Institute of Technology. Microsystems Technology Laboratories (Contributor) |
Format: | Article |
Language: | English |
Published: |
Institute of Electrical and Electronics Engineers (IEEE),
2015-03-05T19:53:35Z.
|
Subjects: | |
Online Access: | Get fulltext |
Similar Items
-
A highly digital, reconfigurable and voltage scalable SAR ADC
by: Yip, Marcus
Published: (2010) -
A Resolution-Reconfigurable 5-to-10-Bit 0.4-to-1 V Power Scalable SAR ADC for Sensor Applications
by: Yip, Marcus, et al.
Published: (2015) -
A Reconfigurable 8T Ultra-Dynamic Voltage Scalable (U-DVS) SRAM in 65 nm CMOS
by: Verma, Naveen, et al.
Published: (2010) -
An Energy-Efficient Biomedical Signal Processing Platform
by: Kwong, Joyce, et al.
Published: (2012) -
An SRAM using output prediction to reduce BL-switching activity and statistically-gated SA for up to 1.9× reduction in energy/access
by: Chandrakasan, Anantha P., et al.
Published: (2015)