FDSOI Process Technology for Subthreshold-Operation Ultralow-Power Electronics

Ultralow-power electronics will expand the technological capability of handheld and wireless devices by dramatically improving battery life and portability. In addition to innovative low-power design techniques, a complementary process technology is required to enable the highest performance devices...

Full description

Bibliographic Details
Main Authors: Vitale, Steven A. (Contributor), Wyatt, Peter W. (Contributor), Checka, Nisha (Contributor), Kedzierski, Jakub T. (Contributor), Keast, Craig L. (Contributor)
Other Authors: Lincoln Laboratory (Contributor)
Format: Article
Language:English
Published: Institute of Electrical and Electronics Engineers (IEEE), 2012-10-18T20:41:30Z.
Subjects:
Online Access:Get fulltext
LEADER 01623 am a22002653u 4500
001 74123
042 |a dc 
100 1 0 |a Vitale, Steven A.  |e author 
100 1 0 |a Lincoln Laboratory  |e contributor 
100 1 0 |a Vitale, Steven A.  |e contributor 
100 1 0 |a Wyatt, Peter W.  |e contributor 
100 1 0 |a Checka, Nisha  |e contributor 
100 1 0 |a Kedzierski, Jakub T.  |e contributor 
100 1 0 |a Keast, Craig L.  |e contributor 
700 1 0 |a Wyatt, Peter W.  |e author 
700 1 0 |a Checka, Nisha  |e author 
700 1 0 |a Kedzierski, Jakub T.  |e author 
700 1 0 |a Keast, Craig L.  |e author 
245 0 0 |a FDSOI Process Technology for Subthreshold-Operation Ultralow-Power Electronics 
260 |b Institute of Electrical and Electronics Engineers (IEEE),   |c 2012-10-18T20:41:30Z. 
856 |z Get fulltext  |u http://hdl.handle.net/1721.1/74123 
520 |a Ultralow-power electronics will expand the technological capability of handheld and wireless devices by dramatically improving battery life and portability. In addition to innovative low-power design techniques, a complementary process technology is required to enable the highest performance devices possible while maintaining extremely low power consumption. Transistors optimized for subthreshold operation at 0.3 V may achieve a 97% reduction in switching energy compared to conventional transistors. The process technology described in this article takes advantage of the capacitance and performance benefits of thin-body silicon-on-insulator devices, combined with a workfunction engineered mid-gap metal gate. 
546 |a en_US 
655 7 |a Article 
773 |t Proceedings of the IEEE