Design of a high-throughput distributed shared-buffer NoC router
Router microarchitecture plays a central role in the performance of an on-chip network (NoC). Buffers are needed in routers to house incoming flits which cannot be immediately forwarded due to contention. This buffering can be done at the inputs or the outputs of a router, corresponding to an input-...
Main Authors: | Ramanujam, Rohit Sunkam (Author), Soteriou, Vassos (Author), Lin, Bill (Author), Peh, Li-Shiuan (Contributor) |
---|---|
Other Authors: | Massachusetts Institute of Technology. Department of Electrical Engineering and Computer Science (Contributor) |
Format: | Article |
Language: | English |
Published: |
Institute of Electrical and Electronics Engineers (IEEE),
2012-08-30T18:26:36Z.
|
Subjects: | |
Online Access: | Get fulltext |
Similar Items
-
Low Power NoC Router Design Using Buffer Merging Algorithm
by: Hao-Tse Chen, et al.
Published: (2012) -
An NoC Router Design with Built-In Self-Test and Fault Tolerance Mechanism
by: Chien-Hsing Li, et al.
Published: (2011) -
Design of a Reconfigurable NoC Router with AMBA-based Network Interface
by: Yu-Xuan Lin, et al.
Published: (2006) -
STT-MRAM Based NoC Buffer Design
by: Vikram Kulkarni, Nikhil
Published: (2012) -
DESIGN OF FIVE PORT PRIORITY BASED ROUTER WITH PORT SELECTION LOGIC FOR NoC
by: Meenu Anna George, et al.
Published: (2017-01-01)