Loop flattening & spherical sampling: Highly efficient model reduction techniques for SRAM yield analysis
The impact of process variation in deep-submicron technologies is especially pronounced for SRAM architectures which must meet demands for higher density and higher performance at increased levels of integration. Due to the complex structure of SRAM, estimating the effect of process variation accura...
Main Authors: | Qazi, Masood (Contributor), Tikeka, Mehul (Author), Dolecek, Lara (Author), Shah, Devavrat (Contributor), Chandrakasan, Anantha P. (Contributor) |
---|---|
Other Authors: | Massachusetts Institute of Technology. Department of Electrical Engineering and Computer Science (Contributor), Massachusetts Institute of Technology. Microsystems Technology Laboratories (Contributor) |
Format: | Article |
Language: | English |
Published: |
Institute of Electrical and Electronics Engineers,
2011-05-25T18:11:41Z.
|
Subjects: | |
Online Access: | Get fulltext |
Similar Items
-
Technique for Efficient Evaluation of SRAM Timing Failure
by: Qazi, Masood, et al.
Published: (2015) -
CONV-SRAM: An Energy-Efficient SRAM With In-Memory Dot-Product Computation for Low-Power Convolutional Neural Networks
by: Biswas, Avishek, et al.
Published: (2019) -
A 512kb 8T SRAM macro operating down to 0.57V with an AC-coupled sense amplifier and embedded data-retention-voltage sensor in 45nm SOI CMOS
by: Qazi, Masood, et al.
Published: (2011) -
A 45nm 0.5V 8T column-interleaved SRAM with on-chip reference selection loop for sense-amplifier
by: Sinangil, Mahmut Ersin, et al.
Published: (2011) -
An SRAM using output prediction to reduce BL-switching activity and statistically-gated SA for up to 1.9× reduction in energy/access
by: Chandrakasan, Anantha P., et al.
Published: (2015)