Design Considerations for Efficient Deep Neural Networks on Processing-in-Memory Accelerators

Design Considerations for Efficient Deep Neural Networks on Processing-in-Memory Accelerators

© 2019 IEEE. This paper describes various design considerations for deep neural networks that enable them to operate efficiently and accurately on processing-in-memory accelerators. We highlight important properties of these accelerators and the resulting design considerations using experiments cond...

Full description

Bibliographic Details
Format:	Article
Language:	English
Published:	Institute of Electrical and Electronics Engineers (IEEE), 2021-11-03T14:10:52Z.
Subjects:	Article
Online Access:	Get fulltext

Similar Items

Design Considerations for Efficient Deep Neural Networks on Processing-in-Memory Accelerators
by: Yang, Tien-Ju, et al.
Published: (2021)

Automated optimization for memory‐efficient high‐performance deep neural network accelerators
by: HyunMi Kim, et al.
Published: (2020-07-01)

Acceleration of Deep Neural Network Training with Resistive Cross-Point Devices: Design Considerations
by: Tayfun Gokmen, et al.
Published: (2016-07-01)

MOSDA: On-Chip Memory Optimized Sparse Deep Neural Network Accelerator With Efficient Index Matching
by: Hongjie Xu, et al.
Published: (2021-01-01)

Architecture design for highly flexible and energy-efficient deep neural network accelerators
by: Chen, Yu-Hsin, Ph. D. Massachusetts Institute of Technology
Published: (2018)

Architecture Design of Energy-Efficient Reconfigurable Deep Convolutional Neural Network Accelerator
by: Yi-Kai Chen, et al.
Published: (2018)

A Power Efficiency Enhancements of a Multi-Bit Accelerator for Memory Prohibitive Deep Neural Networks
by: Suhas Shivapakash, et al.
Published: (2021-01-01)

Design of Arithmetic Units for Deep Neural Network Accelerators
by: Yu-Zhang Chen, et al.
Published: (2018)

Using Dataflow to Optimize Energy Efficiency of Deep Neural Network Accelerators
by: Chen, Yu-Hsin, et al.
Published: (2021)

A Resources-Efficient Configurable Accelerator for Deep Convolutional Neural Networks
by: Xianghong Hu, et al.
Published: (2019-01-01)

Eyeriss: An Energy-Efficient Reconfigurable Accelerator for Deep Convolutional Neural Networks
by: Chen, Yu-Hsin, et al.
Published: (2016)

Deep neural networks for natural language processing and its acceleration
by: Lin, Zhouhan
Published: (2020)

Design Exploration Methodology for Deep Convolutional Neural Network Accelerator
by: Chen, Chun-Chen, et al.
Published: (2018)

Architecture Design and Implementation of Deep Neural Network Hardware Accelerators
by: Pei-Hsuan Wu, et al.
Published: (2018)

Design of A Flexible Accelerator for Deep Convolution Neural Networks
by: Cai, Pei Yun, et al.
Published: (2017)

Exploring Model Stability of Deep Neural Networks for Reliable RRAM-based In-Memory Acceleration
by: Beckmann, K., et al.
Published: (2022)

Flash Memory Array for Efficient Implementation of Deep Neural Networks
by: Runze Han, et al.
Published: (2021-05-01)

High Efficiency Accelerator for Deep Convolutional Neural Network by Using High-Level-Synthesis Design Flow
by: Gu, Wen-Sheng, et al.
Published: (2019)

An Updated Survey of Efficient Hardware Architectures for Accelerating Deep Convolutional Neural Networks
by: Maurizio Capra, et al.
Published: (2020-07-01)

VLSI Design and Implementation to Accelerate Deep Learning Convolution Neural Network
by: Cheng-Hsiang Yang, et al.
Published: (2019)

Energy-Efficient Fusion-Based Deep Neural Networks Acceleration with 3-D Network-on-Chip
by: Ge, Pei-Yu, et al.
Published: (2018)

Design of Power-Efficient Training Accelerator for Convolution Neural Networks
by: JiUn Hong, et al.
Published: (2021-03-01)

Optimizing Memory Efficiency for Scalable Parallel Training of Deep Neural Networks
by: Hsin, Chine-Fu, et al.
Published: (2019)

Energy-Efficient Acceleration of Deep Neural Networks on Realtime-Constrained Embedded Edge Devices
by: Bogil Kim, et al.
Published: (2020-01-01)

An Energy-Efficient Accelerator with Relative-Indexing Memory for Sparse Compressed Convolutional Neural Network
by: Wu, I-Chen, et al.
Published: (2018)

A Survey of Accelerator Architectures for Deep Neural Networks
by: Yiran Chen, et al.
Published: (2020-03-01)

Hardware Acceleration of Deep Convolutional Neural Networks on FPGA
Published: (2018)

Deep Neural Network Acceleration With Sparse Prediction Layers
by: Zhongtian Yao, et al.
Published: (2020-01-01)

Acceleration of Object Detection Based on Deep Neural Networks
by: Jing-Fu Zhan, et al.
Published: (2018)

Energy-Efficient Accelerator and Data Processing Flow for Convolutional Neural Network
by: Chen, Chih-Chiang, et al.
Published: (2017)

Energy-Efficient Accelerator Design With Tile-Based Row-Independent Compressed Memory for Sparse Compressed Convolutional Neural Networks
by: Po-Tsang Huang, et al.
Published: (2021-01-01)

Memory Access Optimization of a Neural Network Accelerator Based on Memory Controller
by: Rongshan Wei, et al.
Published: (2021-02-01)

Acceleration of deep convolutional neural networks on multiprocessor system-on-chip
by: Reiche Myrgård, Martin
Published: (2019)

A Scalable System-on-Chip Acceleration for Deep Neural Networks
by: Faisal Shehzad, et al.
Published: (2021-01-01)

Energy-Efficient On-Chip Cache Architectures and Deep Neural Network Accelerators Considering the Cost of Data Movement
by: Xu, Hongjie
Published: (2021)

Efficient power component identification with long short-term memory and deep neural network
by: Jingsheng Lei, et al.
Published: (2018-11-01)

Accelerating Inference of Convolutional Neural Networks Using In-memory Computing
by: Martino Dazzi, et al.
Published: (2021-08-01)

Energy-Efficient Accelerator Architecture for Neural Network Training and Its Circuit Design
by: Tzung-Han Juang, et al.
Published: (2018)

Memristors—From In‐Memory Computing, Deep Learning Acceleration, and Spiking Neural Networks to the Future of Neuromorphic and Bio‐Inspired Computing
by: Adnan Mehonic, et al.
Published: (2020-11-01)

SoftMemoryBox II: A Scalable, Shared Memory Buffer Framework for Accelerating Distributed Training of Large-Scale Deep Neural Networks
by: Shinyoung Ahn, et al.
Published: (2020-01-01)

Cannot write session to /tmp/vufind_sessions/sess_69nnhpkmv69oel9qdbj75pf3nj