$FPGA-based design of a math co-processor for the Amir CPU$

FPGA-based design of a math co-processor for the Amir CPU

Math coprocessors are vital components in modern computing to improve the overall performance of the system. The AMIR CPU is a homegrown softcore 32-bit CPU that can only handle integer numbers making it inadequate for high-performance real-time systems. The aim of this project is to design and deve...

Full description

Bibliographic Details
Main Author:	Tan, Arthur Foo Yen (Author)
Format:	Thesis
Published:	2020.
Subjects:	TK Electrical engineering. Electronics Nuclear engineering Thesis
Online Access:	Get fulltext

Similar Items

Design of a lan interfacing module for a softcore processor AMIR CPU
by: Lim, Hui Teng
Published: (2020)

GCC toolchain's c compiler wrapper for the Amir CPU assembly language
by: Ee, Eline Bee Ling
Published: (2020)

Verilog design of bist on AES256 processor core with FPGA implementation
by: Hew, Kean Yung
Published: (2008)

Implementation of direct torque control of induction machines utilizing Digital Signal Processor (DSP) and Field Programmable Gate Arrays (FPGA)
by: Toh, Chuen Ling
Published: (2005)

Design of an OFDM transmitter and receiver using FPGA
by: Loo, Kah Cheng
Published: (2004)

Design of the streaming processor architecture for microkernel controller and ALU
by: Anuar, Nuhairi
Published: (2015)

Program control instruction class of x86 instruction set architecture compatible CPU
by: Ng, Teik Huat
Published: (2014)

Design and implementation of OFDM transmitter and receiver on FPGA hardware
by: Kadiran, Kamaru Adzha
Published: (2005)

Verilog design of input/output processor with built-in-self-test
by: Goh, Keng Hoo
Published: (2007)

FPGA technology in process tomography
by: Thiam Siow, L., et al.
Published: (2016)

ARM processor emulator
by: Mohd. Hashim, Mohamad Hasruzairin
Published: (2015)

FPGA Implementation of RSA Public-Key Cryptographic Coprocessor
by: Hani, Mohamed Khalil, et al.
Published: (2000)

A hardware implementation of Rivest-Shamir-Adleman co-processor for resource constrained embedded systems
by: Paniandi, Arul
Published: (2006)

VLSI Design of a neurohardware processor implementing the Kohonen Neural Network algorithm
by: Rajah, Avinash
Published: (2005)

Overview on strategies and approaches for FPGA programming
by: Sutikno, Tole, et al.
Published: (2014)

High-performance digital filter in FPGA
by: Mohd. Yusof, Siti Suhaila
Published: (2013)

Implementation of harris corner detector on fpga
by: Al-Shatari, Mohammed Omar Awadh
Published: (2016)

Block-based neural network mapping on graphics processor unit
by: Ong, Chin Tong
Published: (2015)

Design and implementation of a private and public key crypto processor for next-generation it security applications
by: Hani, Mohamed Khalil, et al.
Published: (2006)

Design of an advanced encryption standard crypto-processor core for field programmable gate array implementation
by: Ismail, Mohd. Izuan
Published: (2006)

Register transfer level design of compression processor core using verilog hardware description language
by: Mohd. Sabri, Roslee
Published: (2007)

Study on FPGA based IIR filter using quantitative approach
by: Ow, Shin Tsyr
Published: (2012)

Accelerating graph algorithms with priority queue processor
by: Heng Sun, Ch'ng, et al.
Published: (2006)

Stream processor architecture - streaming memory system
by: Ngo, Wai Loon
Published: (2015)

Image recognition using capsule network on FPGA
by: Adrees, Salim Ali Abdulrraziq
Published: (2020)

Development of a fixed pipeline GPU on FPGA
by: Leong, Kevin Wei Chung
Published: (2011)

Development of an FPGA-based gate signal generator for a multilevel inverter
by: Salim, F., et al.
Published: (2003)

FPGA based CAM architecture string matching for network intrusion detection
by: Gan, Chong Gim
Published: (2012)

An FPGA-based quantum computing emulation framework based on serial-parallel architecture
by: Lee, Yee Hui, et al.
Published: (2016)

FPGA implementation of naive bayes classifier for network security
by: Mohamad Zuki, Ahmad Zulzhafri
Published: (2018)

Optimizing FPGA-based CNN accelerator for energy efficiency with an extended Rooine model
by: Ayat, S. O., et al.
Published: (2018)

A Simple Digital Semaphore Decoder Using DSP Processor
by: Syed Abu Bakar, Syed Abdul Rahman, et al.
Published: (2000)

FPGA implementation for fault detection on a power transmission lines
by: Omran, Ahmed Mohamed
Published: (2009)

Hardware/software partitioning of streaming applications for multi-processor system-on-chip
by: Tang, J. W., et al.
Published: (2017)

Fast fourier transform module for implementation in Nios II embedded processor
by: Ahmed, Hisham Azhari
Published: (2008)

Parallel Huffman decoder with an optimized look up table option on FPGA
by: Aspar, Zulfakar, et al.
Published: (2000)

FPGA implementation of Image processing 2D convolution for spatial filter
by: Ng, Bee Yee
Published: (2012)

Estimating time parameters for radar pulse descriptor words using FPGA
by: Jabas, Hatem Nabih
Published: (2018)

FPGA implementation on MRI brain classification using support vector machine
by: Abdullah, Noramalina
Published: (2009)

Design and implementation of a direct torque control of induction machine utilizing a digital signal processor and the field programmable gate arrays
by: Toh, C. L., et al.
Published: (2006)

Cannot write session to /tmp/vufind_sessions/sess_9hoe3ima3onqc6uu6ih8790ot2