Characterization of 50 nm MOSFET with dielectric pocket
Characterizat ion of a metal-oxide-semi conductor field effect tran sistor incorporating dielectric pocket (DP) for suppression of short-channel effect (SCE ) is demonstrated by using 2D numerical simulation. An analysis of 120 nm and 50 nm channel length (LJ wit h DP incorp orated between the chann...
Main Authors: | Fauzan, Zul Atfyi (Author), Saad, Ismail (Author), Ismail, Razali (Author) |
---|---|
Format: | Article |
Language: | English |
Published: |
Malaysian Institute of Physics,
2007.
|
Subjects: | |
Online Access: | Get fulltext |
Similar Items
-
Scaling and numerical simulation analysis of 50 nm MOSFET incorporating dielectric pocket (DP-MOSFET)
by: M. N., Zul Atfyi Fauzan, et al.
Published: (2008) -
Self-aligned vertical double-gate MOSFET (VDGM) with the oblique rotating ion implantation (ORI) method
by: Saad, Ismail, et al.
Published: (2008) -
Modelling of nanoscale MOSFET performance in the velocity saturation region
by: Tan, Micheal Loong Peng, et al.
Published: (2007) -
The future of non-planar nanoelectronics MOSFET devices: a review
by: Riyadi, Munawar A., et al.
Published: (2010) -
Dual ball lenses for relaxed alignment tolerances in pigtailing of a laser diode transmitter
by: Fadhali, Mohamed, et al.
Published: (2007)