Functional test generation using micro operation fault model
As semiconductor technology advances further into nanometer regime, integrated circuit testing and validation continues to play a very important role to ensure high quality product. Conventionally, test patterns are generated from a gate level netlist using test generation tool. However, as the digi...
| Main Author: | |
|---|---|
| Format: | Thesis |
| Published: |
2011.
|
| Subjects: | |
| Online Access: | Get fulltext |