Refresh Algorithm for Ensuring 100% Memory Availability in Gain-Cell Embedded DRAM Macros
Gain-cell embedded DRAM (GC-eDRAM) is a dense, low power option for embedded memory implementation, supporting low supply voltages; however, it suffers from limited data retention time (DRT) and requires periodic refresh operations, limiting its use only to applications that can tolerate temporary m...
Main Authors: | Roman Golman, Netanel Nachum, Tomer Cohen, Robert Giterman, Adam Teman |
---|---|
Format: | Article |
Language: | English |
Published: |
IEEE
2021-01-01
|
Series: | IEEE Access |
Subjects: | |
Online Access: | https://ieeexplore.ieee.org/document/9495814/ |
Similar Items
-
Improving Energy-Efficiency in Dynamic Memories Through Retention Failure Detection
by: Robert Giterman, et al.
Published: (2019-01-01) -
Retention-Aware DRAM Auto-Refresh Scheme for Energy and Performance Efficiency
by: Wei-Kai Cheng, et al.
Published: (2019-09-01) -
ZEM: Zero-Cycle Bit-Masking Module for Deep Learning Refresh-Less DRAM
by: Duy-Thanh Nguyen, et al.
Published: (2021-01-01) -
Impacts of Memory Address Mapping Scheme on Reducing DRAM Self-Refresh Power for Mobile Computing Devices
by: Zongwei Zhu, et al.
Published: (2018-01-01) -
Low-Power and Robust Level-Shifter with Contention Mitigation for Memory and Standalone Applications
by: Ramclam, Kenneth M.
Published: (2015)