FPGA-Based Accelerators of Deep Learning Networks for Learning and Classification: A Review

FPGA-Based Accelerators of Deep Learning Networks for Learning and Classification: A Review

Due to recent advances in digital technologies, and availability of credible data, an area of artificial intelligence, deep learning, has emerged and has demonstrated its ability and effectiveness in solving complex learning problems not possible before. In particular, convolutional neural networks...

Full description

Bibliographic Details
Main Authors:	Ahmad Shawahna, Sadiq M. Sait, Aiman El-Maleh
Format:	Article
Language:	English
Published:	IEEE 2019-01-01
Series:	IEEE Access
Subjects:	Adaptable architectures convolutional neural networks (CNNs) deep learning dynamic reconfiguration energy-efficient architecture field programmable gate arrays (FPGAs)
Online Access:	https://ieeexplore.ieee.org/document/8594633/

Similar Items

Low-Power and High-Speed Deep FPGA Inference Engines for Weed Classification at the Edge
by: Corey Lammie, et al.
Published: (2019-01-01)

A Survey on FPGA-Based Sensor Systems: Towards Intelligent and Reconfigurable Low-Power Sensors for Computer Vision, Control and Signal Processing
by: Gabriel J. García, et al.
Published: (2014-03-01)

Virtualized Execution Runtime for FPGA Accelerators in the Cloud
by: Mikhail Asiatici, et al.
Published: (2017-01-01)

Enhanced Efficiency 3D Convolution Based on Optimal FPGA Accelerator
by: Hai Wang, et al.
Published: (2017-01-01)

LACS: A High-Computational-Efficiency Accelerator for CNNs
by: Jiangwei Shang, et al.
Published: (2020-01-01)

FPGA Acceleration of CNNs-Based Malware Traffic Classification
by: Lin Zhang, et al.
Published: (2020-10-01)

Self-Configurable FPGA-Based Computer Systems
by: MELNYK, A., et al.
Published: (2013-05-01)

Bloom Filter-Based Parallel Architecture for Accelerating Equi-Join Operation on FPGA
by: Binhao He, et al.
Published: (2021-07-01)

Design of FPGA Accelerator Architecture for Convolutional Neural Network
by: LI Bingjian, QIN Guoxuan, ZHU Shaojie, PEI Zhihui
Published: (2020-03-01)

On the development of an island-style FPGA
by: Yang Azevedo Tavares, et al.
Published: (2020-03-01)

Accelerating Incremental Floorplanning of Partially Reconfigurable Designs to Improve FPGA Productivity
by: Chandrasekharan, Athira
Published: (2014)

Timing-Aware Automatic Floorplanning of Partially Reconfigurable Designs for Accelerating FPGA Productivity
by: Raja Gopalan, Sureshwar
Published: (2014)

Implementation of Separable & Steerable Gaussian Smoothers on an FPGA
by: Joginipelly, Arjun
Published: (2010)

Hardware Acceleration of Video analytics on FPGA using OpenCL
Published: (2019)

FPGA Implementation of a Frame Synchronization Algorithm for Powerline Communications
by: S. Tsakiris, et al.
Published: (2009-09-01)

HPOFS: A High Performance and Secured OpenFlow Switch Architecture for FPGA
by: PHAM-QUOC, C., et al.
Published: (2019-08-01)

FPGA Implementation for Real-Time Background Subtraction Based on Horprasert Model
by: Eduardo Ros, et al.
Published: (2012-01-01)

FPGA Implementation of L<sub>1/2</sub> Sparsity Constrained Nonnegative Matrix Factorization Algorithm for Remotely Sensed Hyperspectral Image Analysis
by: Mostafa Guda, et al.
Published: (2020-01-01)

Towards a Modular RISC-V Based Many-Core Architecture for FPGA Accelerators
by: Ahmed Kamaleldin, et al.
Published: (2020-01-01)

Automatic Tool for Fast Generation of Custom Convolutional Neural Networks Accelerators for FPGA
by: Miguel Rivera-Acosta, et al.
Published: (2019-06-01)

Peak Points Detection Using Spline Interpolation Based on FPGA Implementation
by: COLAK, A. M., et al.
Published: (2019-11-01)

Design of FPGA-Based LZ77 Compressor With Runtime Configurable Compression Ratio and Throughput
by: Seungdo Choi, et al.
Published: (2019-01-01)

Fast Regular Circuits for Network-based Parallel Data Processing
by: SKLIAROVA, I., et al.
Published: (2013-11-01)

Snap-On User-Space Manager for Dynamically Reconfigurable System-on-Chips
by: Andrea Guerrieri, et al.
Published: (2019-01-01)

Automatic Instantiation and Timing-Aware Placement of Bus Macros for Partially Reconfigurable FPGA Designs
by: Subbarayan, Guruprasad
Published: (2014)

An FPGA-Based CNN Accelerator Integrating Depthwise Separable Convolution
by: Bing Liu, et al.
Published: (2019-03-01)

A Survey of Convolutional Neural Networks on Edge with Reconfigurable Computing
by: Mário P. Véstias
Published: (2019-07-01)

A CONCURRENT ERROR DETECTION SCHEME FOR TOTALLY SELF CHECKING FPGA LOOK-UP TABLE
by: S. Natarajan, et al.
Published: (2016-01-01)

Runtime partial FPGA reconfiguration
by: Wood, Christopher Landon
Published: (2007)

Wearable on-device deep learning system for hand gesture recognition based on FPGA accelerator
by: Weibin Jiang, et al.
Published: (2021-04-01)

Automatic Configurable Hardware Code Generation for Software-Defined Radios
by: Lekhobola Tsoeunyane, et al.
Published: (2018-10-01)

Acceleration of FPGA Based Convolutional Neural Network for Human Activity Classification Using Millimeter-Wave Radar
by: Peng Lei, et al.
Published: (2019-01-01)

An Efficient FPGA-Based Hardware Accelerator for Convex Optimization-Based SVM Classifier for Machine Learning on Embedded Platforms
by: Srikanth Ramadurgam, et al.
Published: (2021-05-01)

A Parallel Connected Component Labeling Architecture for Heterogeneous Systems-on-Chip
by: Stefania Perri, et al.
Published: (2020-02-01)

An Energy-Efficient Implementation of Group Pruned CNNs on FPGA
by: Wei Pang, et al.
Published: (2020-01-01)

Accelerating the SM3 hash algorithm with CPU-FPGA Co-Designed architecture
by: Guo, Z., et al.
Published: (2021)

Parallel Implementation of the CCSDS 1.2.3 Standard for Hyperspectral Lossless Compression
by: Daniel Báscones, et al.
Published: (2017-09-01)

FPGA-Based Hardware Design for Scale-Invariant Feature Transform
by: Shih-An Li, et al.
Published: (2018-01-01)

A High-performance, Reconfigurable Architecture for Restricted Boltzmann Machines
by: Ly, Daniel Le
Published: (2009)

A High-performance, Reconfigurable Architecture for Restricted Boltzmann Machines
by: Ly, Daniel Le
Published: (2009)

Cannot write session to /tmp/vufind_sessions/sess_mqvho8j075oie3vo8thenon8v0