Fully Digital Grid Synchronization Under Harmonics and Unbalanced Conditions

• Main Authors: Yu Bai, Xiaoqiang Guo, Baocheng Wang, Yongjian Li
• Format: Article
• Language: English
• Published: IEEE 2019-01-01
• Series: IEEE Access
• Subjects: Grid synchronization; phase-locked loop; digital phase-locked loop
• Online Access: https://ieeexplore.ieee.org/document/8789429/

For the grid-connected system, the unbalanced and harmonic components of three-phase grid voltage have a significant impact on the accuracy of grid synchronization. And the positive, negative sequences, harmonics, as well as dc component of the three-phase grid voltage are difficult to separate and extract in a fast and precise way. In this paper, a new fully digital phase-locked loop (FDPLL) is proposed. Compared with the existing continuous-domain methods, it is simple to implement, and able to quickly and accurately extract the positive and negative sequence components for grid synchronization. In order to verify the effectiveness and feasibility of the proposed method, the time-domain simulation is carried out. Finally, the feasibility of the proposed method is experimentally verified with a 32-bit floating-point TMS320F28335 DSP. The experimentally results verify the effectiveness of the proposed solution.