Electrical Coupling of Monolithic 3D Inverters (M3INVs): MOSFET and Junctionless FET

Electrical Coupling of Monolithic 3D Inverters (M3INVs): MOSFET and Junctionless FET

In this paper, we investigated the electrical coupling between the top and bottom transistors in a monolithic 3-dimensional (3D) inverter (M3INV) stacked vertically with junctionless field-effect transistor (JLFET), which is one of candidates to replace metal-oxide-semiconductor field-effect transis...

Full description

Bibliographic Details
Main Authors:	Tae Jun Ahn, Yun Seop Yu
Format:	Article
Language:	English
Published:	MDPI AG 2021-12-01
Series:	Applied Sciences
Subjects:	3D monolithic inverter MOSFET junctionless FET electrical coupling
Online Access:	https://www.mdpi.com/2076-3417/11/1/277

Similar Items

Circuit Simulation Considering Electrical Coupling in Monolithic 3D Logics with Junctionless FETs
by: Tae Jun Ahn, et al.
Published: (2020-09-01)

InGaAs Junctionless FinFETs With Self-Aligned Ni-InGaAs S/D
by: Po-Chun Chang, et al.
Published: (2018-01-01)

Junctionless Poly-Si Nanowire FET With Gated Raised S/D
by: Lun-Chun Chen, et al.
Published: (2016-01-01)

Investigation of the Scalability of Emerging Nanotube Junctionless FETs Using an Intrinsic Pocket
by: Aakash Kumar Jain, et al.
Published: (2019-01-01)

Two-Dimensional MX2 Semiconductors for Sub-5 nm Junctionless Field Effect Transistors
by: Bin Peng, et al.
Published: (2018-03-01)

Contribution to the Physical Modelling of Single Charged Defects Causing the Random Telegraph Noise in Junctionless FinFET
by: Atabek E. Atamuratov, et al.
Published: (2020-08-01)

Negative Capacitance Double-Gate Junctionless FETs: A Charge-Based Modeling Investigation of Swing, Overdrive and Short Channel Effect
by: Amin Rassekh, et al.
Published: (2020-01-01)

Controlling L-BTBT in Emerging Nanotube FETs Using Dual-Material Gate
by: Aakash Kumar Jain, et al.
Published: (2018-01-01)

Random Dopant Fluctuation-Induced Variability in n-Type Junctionless Dual-Metal Gate FinFETs
by: Liang Dai, et al.
Published: (2019-03-01)

Fabrication and Characterization of Stacked Poly-Si Nanosheet With Gate-All-Around and Multi-Gate Junctionless Field Effect Transistors
by: Meng-Ju Tsai, et al.
Published: (2019-01-01)

Realizing Efficient Volume Depletion in SOI Junctionless FETs
by: Shubham Sahay, et al.
Published: (2016-01-01)

Performance Investigation of Single Grain Boundary Junctionless Field Effect Transistor
by: Mamidala Saketh Ram, et al.
Published: (2016-01-01)

Self-Organized Ge Nanospherical Gate/SiO<sub>2</sub>/Si<sub>0.15</sub>Ge<sub>0.85</sub>–Nanosheet n-FETs Featuring High ON-OFF Drain Current Ratio
by: Po-Hsiang Liao, et al.
Published: (2019-01-01)

Sub-10 nm Scalability of Junctionless FETs Using a Ground Plane in High-K BOX: A Simulation Study
by: Aakash Kumar Jain, et al.
Published: (2020-01-01)

Etude et modélisation compacte du transistor FinFET ultime
by: Chevillon, Nicolas
Published: (2012)

Impact of Random Dopant Fluctuation on n-Type Ge Junctionless FinFETs With Metal–Interlayer–Semiconductor Source/Drain Contact Structure
by: Seung-Geun Jung, et al.
Published: (2019-01-01)

Nanodevices Tend to Be Round
by: Georges Pananakakis, et al.
Published: (2021-03-01)

Investigation of Monolithic 3D Integrated Circuit Inverter with Feedback Field Effect Transistors Using TCAD Simulation
by: Jong Hyeok Oh, et al.
Published: (2020-09-01)

Numerical Modeling of Self-heating in MOSFET and FinFET Basic Logic Gates Using Effective Thermal Conductivity
by: Pak Seresht, Elham
Published: (2012)

Numerical Modeling of Self-heating in MOSFET and FinFET Basic Logic Gates Using Effective Thermal Conductivity
by: Pak Seresht, Elham
Published: (2012)

Junctionless Transistors: State-of-the-Art
by: Arian Nowbahari, et al.
Published: (2020-07-01)

Numerical Analysis of Thin Film Junctionless pH-ISFET Sensor
by: Fayçal DJEFFAL, et al.
Published: (2010-12-01)

Electrical Coupling and Simulation of Monolithic 3D Logic Circuits and Static Random Access Memory
by: Tae Jun Ahn, et al.
Published: (2019-09-01)

Highly Stable Self-Aligned Ni-InGaAs and Non-Self-Aligned Mo Contact for Monolithic 3-D Integration of InGaAs MOSFETs
by: Sanghyeon Kim, et al.
Published: (2019-01-01)

The role of the Ge mole fraction in improving the performance of a nanoscale junctionless tunneling FET: concept and scaling capability
by: Hichem Ferhati, et al.
Published: (2018-06-01)

BSIM—SPICE Models Enable FinFET and UTB IC Designs
by: Navid Paydavosi, et al.
Published: (2013-01-01)

Transient Electro-Thermal Coupled Modeling of Three-Phase Power MOSFET Inverter during Load Cycles
by: Hsien-Chie Cheng, et al.
Published: (2021-09-01)

Novel 3-D IC technology
by: Zhai, Yujia
Published: (2014)

InGaAs FinFETs 3-D Sequentially Integrated on FDSOI Si CMOS With Record Performance
by: C. Convertino, et al.
Published: (2019-01-01)

Evaluation of Monolithic 3-D Logic Circuits and 6T SRAMs With InGaAs-n/Ge-p Ultra-Thin-Body MOSFETs
by: Kuan-Chin Yu, et al.
Published: (2016-01-01)

High-Drain Field Impacting Channel-Length Modulation Effect for Nano-Node N-Channel FinFETs
by: Mu-Chun Wang, et al.
Published: (2021-03-01)

Dispositifs innovants à pente sous le seuil abrupte : du TEFT au Z²-FET
by: Wan, Jing
Published: (2012)

Investigation on 10-nm channel-length n-type junctionless variable barrier nanowire transistor
by: Keng-Ming Liu, et al.
Published: (2020-01-01)

Operação analógica de transistores de múltiplas portas em função da temperatura.
by: Rodrigo Trevisoli Doria
Published: (2010)

Operação analógica de transistores de múltiplas portas em função da temperatura.
by: Doria, Rodrigo Trevisoli
Published: (2010)

Solar Energy Conversion Using Low Cost Inverter
by: Al-Rawi Muhanned
Published: (2019-06-01)

Analysis of the Electrical Parameters of SOI Junctionless Nanowire Transistors at High Temperatures
by: Thales Augusto Ribeiro, et al.
Published: (2021-01-01)

RF Performance Projections of Graphene FETs vs. Silicon MOSFETs
by: Rodriguez, Saul, et al.
Published: (2012)

Ultra Thin Poly-Si Nanosheet Junctionless Field-Effect Transistor with Nickel Silicide Contact
by: Yu-Ru Lin, et al.
Published: (2017-11-01)

Single-Grain Gate-All-Around Si Nanowire FET Using Low-Thermal-Budget Processes for Monolithic Three-Dimensional Integrated Circuits
by: Tung-Ying Hsieh, et al.
Published: (2020-07-01)