Deterministic Timed Finite State Machines: Equivalence Checking and Expressive Power
There has been a growing interest in defining models of automata enriched with time. For instance, timed automata were introduced as automata extended with clocks. In this paper, we study models of timed finite state machines (TFSMs), i.e., FSMs enriched with time, which accept timed input words and...
Main Authors: | , , , |
---|---|
Format: | Article |
Language: | English |
Published: |
Open Publishing Association
2014-08-01
|
Series: | Electronic Proceedings in Theoretical Computer Science |
Online Access: | http://arxiv.org/pdf/1408.5967v1 |
id |
doaj-f104b1588548429e89bad195a2343cc6 |
---|---|
record_format |
Article |
spelling |
doaj-f104b1588548429e89bad195a2343cc62020-11-24T23:57:09ZengOpen Publishing AssociationElectronic Proceedings in Theoretical Computer Science2075-21802014-08-01161Proc. GandALF 201420321610.4204/EPTCS.161.18:10Deterministic Timed Finite State Machines: Equivalence Checking and Expressive PowerDavide Bresolin0Khaled El-Fakih1Tiziano Villa2Nina Yevtushenko3 University of Bologna American University of Sharjah University of Verona Tomsk State University There has been a growing interest in defining models of automata enriched with time. For instance, timed automata were introduced as automata extended with clocks. In this paper, we study models of timed finite state machines (TFSMs), i.e., FSMs enriched with time, which accept timed input words and generate timed output words. Here we discuss some models of TFSMs with a single clock: TFSMs with timed guards, TFSMs with timeouts, and TFSMs with both timed guards and timeouts. We solve the problem of equivalence checking for all three models, and we compare their expressive power, characterizing subclasses of TFSMs with timed guards and of TFSMs with timeouts that are equivalent to each other.http://arxiv.org/pdf/1408.5967v1 |
collection |
DOAJ |
language |
English |
format |
Article |
sources |
DOAJ |
author |
Davide Bresolin Khaled El-Fakih Tiziano Villa Nina Yevtushenko |
spellingShingle |
Davide Bresolin Khaled El-Fakih Tiziano Villa Nina Yevtushenko Deterministic Timed Finite State Machines: Equivalence Checking and Expressive Power Electronic Proceedings in Theoretical Computer Science |
author_facet |
Davide Bresolin Khaled El-Fakih Tiziano Villa Nina Yevtushenko |
author_sort |
Davide Bresolin |
title |
Deterministic Timed Finite State Machines: Equivalence Checking and Expressive Power |
title_short |
Deterministic Timed Finite State Machines: Equivalence Checking and Expressive Power |
title_full |
Deterministic Timed Finite State Machines: Equivalence Checking and Expressive Power |
title_fullStr |
Deterministic Timed Finite State Machines: Equivalence Checking and Expressive Power |
title_full_unstemmed |
Deterministic Timed Finite State Machines: Equivalence Checking and Expressive Power |
title_sort |
deterministic timed finite state machines: equivalence checking and expressive power |
publisher |
Open Publishing Association |
series |
Electronic Proceedings in Theoretical Computer Science |
issn |
2075-2180 |
publishDate |
2014-08-01 |
description |
There has been a growing interest in defining models of automata enriched with time. For instance, timed automata were introduced as automata extended with clocks. In this paper, we study models of timed finite state machines (TFSMs), i.e., FSMs enriched with time, which accept timed input words and generate timed output words. Here we discuss some models of TFSMs with a single clock: TFSMs with timed guards, TFSMs with timeouts, and TFSMs with both timed guards and timeouts. We solve the problem of equivalence checking for all three models, and we compare their expressive power, characterizing subclasses of TFSMs with timed guards and of TFSMs with timeouts that are equivalent to each other. |
url |
http://arxiv.org/pdf/1408.5967v1 |
work_keys_str_mv |
AT davidebresolin deterministictimedfinitestatemachinesequivalencecheckingandexpressivepower AT khaledelfakih deterministictimedfinitestatemachinesequivalencecheckingandexpressivepower AT tizianovilla deterministictimedfinitestatemachinesequivalencecheckingandexpressivepower AT ninayevtushenko deterministictimedfinitestatemachinesequivalencecheckingandexpressivepower |
_version_ |
1725455442345197568 |