Design and simulation of plasmonic interference-based majority gate
Major obstacles in current CMOS technology, such as the interconnect bottleneck and thermal heat management, can be overcome by employing subwavelength-scaled light in plasmonic waveguides and devices. In this work, a plasmonic structure that implements the majority (MAJ) gate function is designed a...
Main Authors: | Jonas Doevenspeck, Odysseas Zografos, Surya Gurunarayanan, R. Lauwereins, P. Raghavan, B. Sorée |
---|---|
Format: | Article |
Language: | English |
Published: |
AIP Publishing LLC
2017-06-01
|
Series: | AIP Advances |
Online Access: | http://dx.doi.org/10.1063/1.4989817 |
Similar Items
-
Non-volatile spin wave majority gate at the nanoscale
by: O. Zografos, et al.
Published: (2017-05-01) -
Wide operating window spin-torque majority gate towards large-scale integration of logic circuits
by: Adrien Vaysset, et al.
Published: (2018-05-01) -
Ferroelectric-gated terahertz plasmonics on graphene
by: Jin, Dafei, et al.
Published: (2015) -
Fast Characterization of Input-Output Behavior of Non-Charge-Based Logic Devices by Machine Learning
by: Arun Kaintura, et al.
Published: (2020-08-01) -
Quantum Interference and Entanglement of Surface Plasmons
by: Fakonas, James Spencer
Published: (2015)