Design and simulation of plasmonic interference-based majority gate

Major obstacles in current CMOS technology, such as the interconnect bottleneck and thermal heat management, can be overcome by employing subwavelength-scaled light in plasmonic waveguides and devices. In this work, a plasmonic structure that implements the majority (MAJ) gate function is designed a...

Full description

Bibliographic Details
Main Authors: Jonas Doevenspeck, Odysseas Zografos, Surya Gurunarayanan, R. Lauwereins, P. Raghavan, B. Sorée
Format: Article
Language:English
Published: AIP Publishing LLC 2017-06-01
Series:AIP Advances
Online Access:http://dx.doi.org/10.1063/1.4989817
id doaj-e698a0431dc8420e982a3f337afa474d
record_format Article
spelling doaj-e698a0431dc8420e982a3f337afa474d2020-11-24T21:35:24ZengAIP Publishing LLCAIP Advances2158-32262017-06-0176065116065116-710.1063/1.4989817050706ADVDesign and simulation of plasmonic interference-based majority gateJonas Doevenspeck0Odysseas Zografos1Surya Gurunarayanan2R. Lauwereins3P. Raghavan4B. Sorée5imec, Kapeldreef 75, B-3001 Leuven, Belgiumimec, Kapeldreef 75, B-3001 Leuven, Belgiumimec, Kapeldreef 75, B-3001 Leuven, Belgiumimec, Kapeldreef 75, B-3001 Leuven, Belgiumimec, Kapeldreef 75, B-3001 Leuven, Belgiumimec, Kapeldreef 75, B-3001 Leuven, BelgiumMajor obstacles in current CMOS technology, such as the interconnect bottleneck and thermal heat management, can be overcome by employing subwavelength-scaled light in plasmonic waveguides and devices. In this work, a plasmonic structure that implements the majority (MAJ) gate function is designed and thoroughly studied through simulations. The structure consists of three merging waveguides, serving as the MAJ gate inputs. The information of the logic signals is encoded in the phase of transmitted surface plasmon polaritons (SPP). SPPs are excited at all three inputs and the phase of the output SPP is determined by the MAJ of the input phases. The operating dimensions are identified and the functionality is verified for all input combinations. This is the first reported simulation of a plasmonic MAJ gate and thus contributes to the field of optical computing at the nanoscale.http://dx.doi.org/10.1063/1.4989817
collection DOAJ
language English
format Article
sources DOAJ
author Jonas Doevenspeck
Odysseas Zografos
Surya Gurunarayanan
R. Lauwereins
P. Raghavan
B. Sorée
spellingShingle Jonas Doevenspeck
Odysseas Zografos
Surya Gurunarayanan
R. Lauwereins
P. Raghavan
B. Sorée
Design and simulation of plasmonic interference-based majority gate
AIP Advances
author_facet Jonas Doevenspeck
Odysseas Zografos
Surya Gurunarayanan
R. Lauwereins
P. Raghavan
B. Sorée
author_sort Jonas Doevenspeck
title Design and simulation of plasmonic interference-based majority gate
title_short Design and simulation of plasmonic interference-based majority gate
title_full Design and simulation of plasmonic interference-based majority gate
title_fullStr Design and simulation of plasmonic interference-based majority gate
title_full_unstemmed Design and simulation of plasmonic interference-based majority gate
title_sort design and simulation of plasmonic interference-based majority gate
publisher AIP Publishing LLC
series AIP Advances
issn 2158-3226
publishDate 2017-06-01
description Major obstacles in current CMOS technology, such as the interconnect bottleneck and thermal heat management, can be overcome by employing subwavelength-scaled light in plasmonic waveguides and devices. In this work, a plasmonic structure that implements the majority (MAJ) gate function is designed and thoroughly studied through simulations. The structure consists of three merging waveguides, serving as the MAJ gate inputs. The information of the logic signals is encoded in the phase of transmitted surface plasmon polaritons (SPP). SPPs are excited at all three inputs and the phase of the output SPP is determined by the MAJ of the input phases. The operating dimensions are identified and the functionality is verified for all input combinations. This is the first reported simulation of a plasmonic MAJ gate and thus contributes to the field of optical computing at the nanoscale.
url http://dx.doi.org/10.1063/1.4989817
work_keys_str_mv AT jonasdoevenspeck designandsimulationofplasmonicinterferencebasedmajoritygate
AT odysseaszografos designandsimulationofplasmonicinterferencebasedmajoritygate
AT suryagurunarayanan designandsimulationofplasmonicinterferencebasedmajoritygate
AT rlauwereins designandsimulationofplasmonicinterferencebasedmajoritygate
AT praghavan designandsimulationofplasmonicinterferencebasedmajoritygate
AT bsoree designandsimulationofplasmonicinterferencebasedmajoritygate
_version_ 1725945191951499264