Exploration of Sub-VT and Near-VT 2T Gain-Cell Memories for Ultra-Low Power Applications under Technology Scaling
Ultra-low power applications often require several kb of embedded memory and are typically operated at the lowest possible operating voltage (VDD) to minimize both dynamic and static power consumption. Embedded memories can easily dominate the overall silicon area of these systems, and their leakage...
Main Authors: | Alexander Fish, Andreas Burg, Adam Teman, Robert Giterman, Pascal Meinerzhagen |
---|---|
Format: | Article |
Language: | English |
Published: |
MDPI AG
2013-04-01
|
Series: | Journal of Low Power Electronics and Applications |
Subjects: | |
Online Access: | http://www.mdpi.com/2079-9268/3/2/54 |
Similar Items
-
Impact of body biasing on the retention time of gain-cell memories
by: Pascal Meinerzhagen, et al.
Published: (2013-08-01) -
Refresh Algorithm for Ensuring 100% Memory Availability in Gain-Cell Embedded DRAM Macros
by: Roman Golman, et al.
Published: (2021-01-01) -
Subthreshold Operation of Photodiode-Gated Transistors Enabling High-Gain Optical Sensing and Imaging Applications
by: Kai Wang, et al.
Published: (2020-01-01) -
High Gain Low Power Operational Amplifier Design and Compensation Techniques
by: Li, Lisha
Published: (2007) -
Deep Subthreshold TFT Operation and Design Window for Analog Gain Stages
by: Xiang Cheng, et al.
Published: (2018-01-01)