Designing an Efficient WCDMA Compliant Fractional-N Frequency Synthesizer
In this paper, fractional-N PLL is introduced to generate 1.965 GHz according to WCDMA specification , where a proposed deterministic 4th order MASH structure that guarantees a long sequence length to be used with simple stochastic dithering at the last stage as a noise shaping technique achieving...
Main Author: | Ismail Sharhan Baqir |
---|---|
Format: | Article |
Language: | English |
Published: |
Al-Nahrain Journal for Engineering Sciences
2015-01-01
|
Series: | مجلة النهرين للعلوم الهندسية |
Subjects: | |
Online Access: | https://nahje.com/index.php/main/article/view/149 |
Similar Items
-
A digital multiplying delay locked loop for high frequency clock generation
by: Uttarwar, Tushar
Published: (2011) -
Analysis of first and second order binary quantized digital phase-locked loops for ideal and white Gaussian noise inputs
by: Blasche, Paul R.
Published: (1980) -
X-Band PLL Synthesizer
by: P. Kutin, et al.
Published: (2006-04-01) -
RF SYNTHESIZER WITH DIRECT DIGITAL SYNTHESIZ
by: V. V. Murav’iov, et al.
Published: (2015-03-01) -
A methodology for modeling noise and spurious responses in phase-locked loops
by: Thain, Walter E.,
Published: (2007)