Side-Channel Analysis of the Xilinx Zynq UltraScale+ Encryption Engine
The Xilinx Zynq UltraScale+ (ZU+) is a powerful and flexible System-on- Chip (SoC) computing platform for next generation applications such as autonomous driving or industrial Internet-of-Things (IoT) based on 16 nm production technology. The devices are equipped with a secure boot mechanism in ord...
Main Authors: | Benjamin Hettwer, Sebastien Leger, Daniel Fennes, Stefan Gehrer, Tim Güneysu |
---|---|
Format: | Article |
Language: | English |
Published: |
Ruhr-Universität Bochum
2020-12-01
|
Series: | Transactions on Cryptographic Hardware and Embedded Systems |
Subjects: | |
Online Access: | https://ojs-dev.ub.rub.de/index.php/TCHES/article/view/8735 |
Similar Items
-
Side-Channel Analysis of the Xilinx Zynq UltraScale+ Encryption Engine
by: Benjamin Hettwer, et al.
Published: (2020-12-01) -
10 Clock-Periods Pipelined Implementation of AES-128 Encryption-Decryption Algorithm up to 28 Gbit/s Real Throughput by Xilinx Zynq UltraScale+ MPSoC ZCU102 Platform
by: Paolo Visconti, et al.
Published: (2020-10-01) -
Parsing and analysis of a Xilinx FPGA bitstream for generating new hardware by direct bit manipulation in real-time
by: Rikus le Roux, et al.
Published: (2019-07-01) -
BitMaT - Bitstream Manipulation Tool for Xilinx FPGAs
by: Morford, Casey Justin
Published: (2014) -
ISAP – Towards Side-Channel Secure Authenticated Encryption
by: Christoph Dobraunig, et al.
Published: (2017-03-01)