AnScalable Matrix Computing Unit Architecture for FPGA,and SCUMO User Design Interface
High dimensional matrix algebra is essential in numerous signal processing and machine learning algorithms. This work describes a scalable square matrix-computing unit designed on the basis of circulant matrices. It optimizes data flow for the computation of any sequence of matrix operations removin...
Main Authors: | Asgar Abbaszadeh, Taras Iakymchuk, Manuel Bataller-Mompeán, Jose V. Francés-Villora, Alfredo Rosado-Muñoz |
---|---|
Format: | Article |
Language: | English |
Published: |
MDPI AG
2019-01-01
|
Series: | Electronics |
Subjects: | |
Online Access: | http://www.mdpi.com/2079-9292/8/1/94 |
Similar Items
-
An FPGA-Based LSTM Acceleration Engine for Deep Learning Frameworks
by: Dazhong He, et al.
Published: (2021-03-01) -
A Novel Systolic Parallel Hardware Architecture for the FPGA Acceleration of Feedforward Neural Networks
by: Leandro D. Medus, et al.
Published: (2019-01-01) -
Flexible and Scalable FPGA-Oriented Design of Multipliers for Large Binary Polynomials
by: Davide Zoni, et al.
Published: (2020-01-01) -
A Scalable FPGA Architecture for Randomly Connected Networks of Hodgkin-Huxley Neurons
by: Kaveh Akbarzadeh-Sherbaf, et al.
Published: (2018-10-01) -
Multilevel Hadamard Matrices
by: Parker, Keli Siqueiros
Published: (2011)