Analysis of CNT Bundle and Its Comparison with Copper Interconnect for CMOS and CNFET Drivers
In nanoscale regime as the CMOS process technology continues to scale, the standard copper (Cu) interconnect will become a major hurdle for onchip communication due to high resistivity and electromigration. This paper presents the comprehensive evaluation of mixed CNT bundle interconnects and invest...
Main Authors: | Abdul Kadir Kureshi, Mohd. Hasan |
---|---|
Format: | Article |
Language: | English |
Published: |
Hindawi Limited
2009-01-01
|
Series: | Journal of Nanomaterials |
Online Access: | http://dx.doi.org/10.1155/2009/486979 |
Similar Items
-
Impact of Bundle Structure on Performance of on-Chip CNT Interconnects
by: Nisha Kuruvilla, et al.
Published: (2014-01-01) -
ULTRA-LOW POWER VOLTAGE REFERENCE CIRCUIT UTILIZING A THRESHOLD VOLTAGE DIFFERENCE BETWEEN TWO CNFETS
by: S.B. Rahane, et al.
Published: (2018-04-01) -
Simulation von CNFET basierten Digitalschaltungen
by: O. Soffke, et al.
Published: (2006-01-01) -
SHARC : self-healing analog with RRAM and CNFETs
by: Amer, Aya G.(Aya Galal Mahdy ElSayed)
Published: (2019) -
Preparation and Characterization of Novel CNT Bundles
by: Chen-Yuan Huang, et al.
Published: (2004)