From static ternary adders to high-performance race-free dynamic ones
This study explores the suitability of dynamic logic style in ternary logic. It presents high-performance dynamic ternary half and full adders, which are essential components in computer arithmetic. The complete transformation from a static ternary design into its dynamic form is comprehensively inv...
Main Authors: | Shirin Rezaie, Reza Faghih Mirzaee, Keivan Navi, Omid Hashemipour |
---|---|
Format: | Article |
Language: | English |
Published: |
Wiley
2015-12-01
|
Series: | The Journal of Engineering |
Subjects: | |
Online Access: | http://digital-library.theiet.org/content/journals/10.1049/joe.2015.0119 |
Similar Items
-
An efficient ternary serial adder based on carbon nanotube FETs
by: Mohammad Hossein Moaiyeri, et al.
Published: (2016-03-01) -
Design and Implementation of Ternary Logic Integrated Circuits by Using Novel Two-Dimensional Materials
by: Mingqiang Huang, et al.
Published: (2019-10-01) -
A Systematic Method to Design Efficient Ternary High Performance CNTFET-Based Logic Cells
by: Arezoo Dabaghi Zarandi, et al.
Published: (2020-01-01) -
Design of Ternary Logic and Arithmetic Circuits Using GNRFET
by: Zarin Tasnim Sandhie, et al.
Published: (2020-01-01) -
DESIGN AND SOFTWARE CHARACTERIZATION OF FINFET BASED FULL ADDERS
by: Raju Hajare, et al.
Published: (2019-01-01)