Evaluating the Impact of Optical Interconnects on a Multi-Chip Machine-Learning Architecture
Following trends that emphasize neural networks for machine learning, many studies regarding computing systems have focused on accelerating deep neural networks. These studies often propose utilizing the accelerator specialized in a neural network and the cluster architecture composed of interconnec...
Main Authors: | Yuhwan Ro, Eojin Lee, Jung Ho Ahn |
---|---|
Format: | Article |
Language: | English |
Published: |
MDPI AG
2018-07-01
|
Series: | Electronics |
Subjects: | |
Online Access: | http://www.mdpi.com/2079-9292/7/8/130 |
Similar Items
-
Accelerating Communication in On-Chip Interconnection Networks
by: Ahn, Minseon
Published: (2012) -
MRONoC: A Low Latency and Energy Efficient on Chip Optical Interconnect Architecture
by: Huaxi Gu, et al.
Published: (2017-01-01) -
Wireless network-on-chip: a survey
by: Shuai Wang, et al.
Published: (2014-04-01) -
Optical waveguide chip-to-chip interconnection using grating couplers
by: Li, Ming
Published: (1995) -
DESIGN ENHANCEMENT AND INTEGRATION OF A PROCESSOR-MEMORY INTERCONNECT NETWORK INTO A SINGLE-CHIP MULTIPROCESSOR ARCHITECTURE
by: Bhide, Kanchan P.
Published: (2004)