Efficient Systolic-Array Redundancy Architecture for Offline/Online Repair
Neural-network computing has revolutionized the field of machine learning. The systolic-array architecture is a widely used architecture for neural-network computing acceleration that was adopted by Google in its Tensor Processing Unit (TPU). To ensure the correct operation of the neural network, th...
Main Authors: | Keewon Cho, Ingeol Lee, Hyeonchan Lim, Sungho Kang |
---|---|
Format: | Article |
Language: | English |
Published: |
MDPI AG
2020-02-01
|
Series: | Electronics |
Subjects: | |
Online Access: | https://www.mdpi.com/2079-9292/9/2/338 |
Similar Items
-
Availability of Parallel Triplicated Redundancy Models With Imperfect Switchovers and Interrupted Repairs
by: Yutae Lee
Published: (2018-01-01) -
Probalistic analysis of repairable redundant systems
by: Muller, Maria Anna Elizabeth
Published: (2013) -
An instruction systolic array architecture for multiple neural network types
by: Kane, Andrew
Published: (1998) -
The strategy for combining online and offline business model for MSMEs
by: Leni Kusmiyati, et al.
Published: (2021-06-01) -
Multi-objective availability-redundancy allocation problem for a system with repairable and non-repairable components
by: Hossein Zoulfaghari, et al.
Published: (2015-07-01)