SERIAL ADDER BASED MULTIPLICATION AND ACCUMULATION UNIT (MAC)

SERIAL ADDER BASED MULTIPLICATION AND ACCUMULATION UNIT (MAC)

For efficient digital FIR filter applications, the Multiplication and Accumulation (MAC) unit is implemented by using various methods. In a digital filter, the MAC unit is one of the main units for performing multiplications and additions. This paper presents an efficient filter design for digital s...

Full description

Bibliographic Details
Main Authors:	Raj Mohan M, Himanshu Shekhar
Format:	Article
Language:	English
Published:	XLESCIENCE 2017-06-01
Series:	International Journal of Advances in Signal and Image Sciences
Subjects:	finite impulse response (fir) filter, adder, multiplier, multiplication and accumulation (mac) unit, multiplexer, digital signal processing (dsp)
Online Access:	https://xlescience.org/index.php/IJASIS/article/view/22

Similar Items

An improved implementation of hierarchy array multiplier using CslA adder and full swing GDI logic
by: Shoba Mohan, et al.
Published: (2017-06-01)

Input-Conscious Approximate Multiply-Accumulate (MAC) Unit for Energy-Efficiency
by: Mahmoud Masadeh, et al.
Published: (2019-01-01)

Design of Low-Power Multiplierless Linear-Phase FIR Filters
by: Wen Bin Ye, et al.
Published: (2017-01-01)

A High-Accuracy Hardware-Efficient Multiply–Accumulate (MAC) Unit Based on Dual-Mode Truncation Error Compensation for CNNs
by: Song-Nien Tang, et al.
Published: (2020-01-01)

An efficient ternary serial adder based on carbon nanotube FETs
by: Mohammad Hossein Moaiyeri, et al.
Published: (2016-03-01)

DESIGN OF FFT ARCHITECTURE USING KOGGE STONE ADDER
by: Rambabu Nusullapalli, et al.
Published: (2018-12-01)

Reduction of the error in the hardware neural network
by: Dhafer r. Zaghar
Published: (2007-01-01)

Power Efficient Tiny Yolo CNN Using Reduced Hardware Resources Based on Booth Multiplier and WALLACE Tree Adders
by: Fasih Ud Din Farrukh, et al.
Published: (2020-01-01)

Analysis of Adiabatic Hybrid Full Adder and 32-Bit Adders for Portable Mobile Applications
by: T. Suguna, et al.
Published: (2020-04-01)

Optimal performance of 16-bit acyclic adders of binary codes
by: Mykhailo Solomko, et al.
Published: (2019-06-01)

Fast Mux-based Adder with Low Delay and Low PDP
by: H. Tavakolaee, et al.
Published: (2019-07-01)

Implementation of Pipelined Bit-parallel Adders
by: Wei, Lan
Published: (2003)

Pipelined Two-Operand Modular Adders
by: M. Czyzak, et al.
Published: (2015-04-01)

Synthesis of 64 bit Energy Efficient and Reconfigurable Adder
by: Dara, chandra babu
Published: (2009)

Design, implementation and performance comparison of multiplier topologies in power-delay space
by: Mansi Jhamb, et al.
Published: (2016-03-01)

The Low Power Design Model Based on RNS-FIR
by: Zijun Zhang, et al.
Published: (2013-08-01)

EXPERIMENTAL STUDIES ON MULTI-OPERAND ADDERS
by: S. D. Thabah, et al.
Published: (2017-06-01)

A NOVEL DESIGN OF MULTIPLEXER BASED FULL-ADDER CELL FOR POWER AND PROPAGATION DELAY OPTIMIZATIONS
by: G. RAMANA MURTHY, et al.
Published: (2013-12-01)

A High-Speed Parallel Architecture for Ripple Carry Adder with Fault Detection and Localization
by: Muhammad Ali Akbar, et al.
Published: (2021-07-01)

Comprehensive study of 1-Bit full adder cells: review, performance comparison and scalability analysis
by: Mehedi Hasan, et al.
Published: (2021-05-01)

A Novel Approach to Design 2-bit Binary Arithmetic Logic Unit (ALU) Circuit Using Optimized 8:1 Multiplexer with Reversible logic
by: Vandana Shukla, et al.
Published: (2015-06-01)

A Method of Increasing Digital Filter Performance Based on Truncated Multiply-Accumulate Units
by: Pavel Lyakhov, et al.
Published: (2020-12-01)

Hybrid PDA/FIR Filtering for Preceding Vehicle Tracking Using Automotive Radars
by: Jung Min Pak
Published: (2021-01-01)

Frekvensuppdelning med FPGA
by: Ivebrink, Pontus, et al.
Published: (2008)

Design and Simulation of a Nanoscale Threshold-Logic Multiplier
by: Mawahib Hussein Sulieman, et al.
Published: (2019-05-01)

CNTFET BASED NOVEL 14T ADDER CELL FOR LOW POWER COMPUTATION
by: Balaji Ramakrishna S, et al.
Published: (2017-10-01)

CNTFET BASED NOVEL 14T ADDER CELL FOR LOW POWER COMPUTATION
by: Balaji Ramakrishna S, et al.
Published: (2017-10-01)

Binary adders
by: Lynch, Thomas Walker
Published: (2011)

Decimal Multiplication in FPGA with a Novel Decimal Adder/Subtractor
by: Mário P. Véstias, et al.
Published: (2021-06-01)

Ultracompact all-optical full-adder and half-adder based on nonlinear plasmonic nanocavities
by: Xie Jingya, et al.
Published: (2017-06-01)

Two-Dimensional Multiply-Accumulator for Classification of Neural Signals
by: Yu-Chieh Chen, et al.
Published: (2018-01-01)

Asynchronous carry select adders
by: P. Balasubramanian
Published: (2017-06-01)

RECONSTRUCTION OF EXISTING LIVESTOCK FEED PRODUCTION PLANTS BY ADDING A HYDRAULIC ADDER
by: D. Kiš, et al.
Published: (2007-06-01)

Design and implementation of FIR filter based on STM32F103x
by: ZHENG Zhendong, et al.
Published: (2013-08-01)

A Time Correlated Approach to Adaptable Digital Filtering
by: Grossman, Hy, et al.
Published: (2006)

Power Estimation of High Speed Bit-Parallel Adders
by: Åslund, Anders
Published: (2004)

IMPLEMENTATION OF A NOVEL INTEGRATED DISTRIBUTED ARITHMETIC AND COMPLEX BINARY NUMBER SYSTEM IN FAST FOURIER TRANSFORM ALGORITHM
by: Bowlyn, Kevin Nathaniel
Published: (2017)

A Systematic Method to Design Efficient Ternary High Performance CNTFET-Based Logic Cells
by: Arezoo Dabaghi Zarandi, et al.
Published: (2020-01-01)

Synthesis of parallel adders from if-decision diagrams
by: A. A. Prihozhy
Published: (2020-08-01)

Performance Comparison of Carry-Lookahead and Carry-Select Adders Based on Accurate and Approximate Additions
by: Padmanabhan Balasubramanian, et al.
Published: (2018-12-01)