Graded-Gap Technology Formatting of High-Speed GaAs – Transistor Structures as the Basis for Modern of Large Integrated Circuits
<span>Reducing the size of silicon devices is accompanied by an increase in the effective rate of electrons, decrease transit time and the transition to a ballistic work. Power consumption is reduced too. Formation of large integrated circuits structures on Si-homotransition reduces their freq...
Main Authors: | S. P. Novosyadlyy, A. M. Bosats'kyy |
---|---|
Format: | Article |
Language: | English |
Published: |
Vasyl Stefanyk Precarpathian National University
2016-03-01
|
Series: | Фізика і хімія твердого тіла |
Online Access: | http://journals.pu.if.ua/index.php/pcss/article/view/739 |
Similar Items
-
Ways to Improve Speed GaAs-Transistor Schottky and Selective Doped Heterotranzystors for the Formation of Modern Microwave Circuits
by: S. P. Novosyadlyy, et al.
Published: (2016-10-01) -
Degradation Mechanisms for GaN and GaAs High Speed Transistors
by: Fan Ren, et al.
Published: (2012-11-01) -
Investigation of Graded Channel InGaAs/GaAs Heterostructure Transistor
by: Li, Yih-Juan, et al.
Published: (1998) -
Copper Damascence Process for High Speed GaAs Integrating Circuit
by: Jen-Te Lai, et al.
Published: (2005) -
The fabrication of GaAs membrane and GaAs/GaAlAs heterostructure field effect transistor devices
by: Lee, Kim Yang
Published: (1987)