Comparative Analysis of 6T, 7T, 8T, 9T, and 10T Realistic CNTFET Based SRAM
CMOS technology below 10 nm faces fundamental limits which restricts its applicability for future electronic application mainly in terms of size, power consumption, and speed. In digital electronics, memory components play a very significant role. SRAM, due to its unique ability to retain data, is o...
Main Authors: | Shital Joshi, Umar Alabawi |
---|---|
Format: | Article |
Language: | English |
Published: |
Hindawi Limited
2017-01-01
|
Series: | Journal of Nanotechnology |
Online Access: | http://dx.doi.org/10.1155/2017/4575013 |
Similar Items
-
Single Event Upset Detection and Hardening schemes for CNTFET SRAM – A Review
by: T.R.Rajalakshmi, et al.
Published: (2015-12-01) -
Electrical Properties of Insitu-Growth CNTFET and Spin-Coating CNTFET
by: Chih-Yen Lai, et al.
Published: (2005) -
A Study on the Hysteresis effect of CNTFET
by: Sheng-ming Shiue, et al.
Published: (2005) -
Towards an optimal contact metal for CNTFETs
by: Fediai, Artem, et al.
Published: (2017) -
BEHAVIORAL MODELLING OF CMOSFETs AND CNTFETs BASED LOW NOISE AMPLIFIER
by: Navaid Z. Rizvi, et al.
Published: (2020-03-01)